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Abstract
Subthreshold circuits: Design,
Implementation and Application
Hrishikesh Kanitkar
Supervising Professor: Dhireesha Kudithipudi
Digital circuits operating in the subthreshold region of the transistor are being used as an
ideal option for ultra low power complementary metal-oxide-semiconductor (CMOS) de-
sign. The use of subthreshold circuit design in cryptographic systems is gaining importance
as a counter measure to power analysis attacks. A power analysis attack is a non-invasive
side channel attack in which the power consumption of the cryptographic system can be an-
alyzed to retrieve the encrypted data. A number of techniques to increase the resistance to
power attacks have been proposed at algorithmic and hardware levels, but these techniques
suffer from large area and power overheads.
The main aim of this research is to understand the viability of implementing subthresh-
old systems for cryptographic applications. Standard cell libraries in subthreshold are de-
signed and a methodology to identify the minimum energy point, aspect ratio, frequency
range and operating voltage for CMOS standard cells is defined. As scalar multiplication
is the fundamental operation in elliptic curve cryptographic systems, a digit-level gaussian
normal basis (GNB) multiplier is implemented using the aforementioned standard cells. A
similar standard-cell library is designed for the multiplier to operate in the superthreshold
regime. The subthreshold and superthreshold multipliers are then subjected to a differential
power analysis attack. Power performance and signal-to-noise ratio (SNR) of both these
systems are compared to evaluate the usefulness of the subthreshold design. The power
consumption of the subthreshold multiplier is 4.554 µW, the speed of the multiplier is 65.1
KHz and the SNR is 40 dB. The superthreshold multiplier has a power consumption of
4.005 mW, the speed of the multiplier is 330 MHz and the SNR is 200 dB. Reduced power
consumption, hence reduced SNR, increases the resistance of the subthreshold multiplier
against power analysis attacks.
v
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1Chapter 1
Thesis Overview
1.1 Thesis Objectives
The primary objectives of this thesis are:
• Identify the minimum energy point, aspect ratios, frequency range and operating
voltage for CMOS standard cells in subthreshold and define a methodology for the
design of standard cells in subthreshold.
• Design the standard cells in subthreshold.
• Use the standard cells developed to implement a digit-level GNB multiplier with
parallel output.
• Perform a differential analysis attack on the subthreshold and superthreshold mul-
tipliers and compare the tradeoffs between the subthreshold and superthreshold de-
signs with respect to area, speed, power, SNR and resistance to power analysis at-
tacks.
1.2 Related Work
Subthreshold design for digital applications has been gaining momentum over the past
decade especially in application areas where speed is not a criterion. With increasing de-
mand for energy efficient designs, research related to subthreshold has attained consider-
able importance. Modeling and characterization of devices have evolved considerably with
newer models being designed specifically for use in subthreshold. Substantial progress has
also been made towards introducing fault tolerant and robust design techniques for sub-
threshold.
The concept of energy minimization and sizing of transistors for minimum energy op-
eration for subthreshold circuits is explained in [6, 5]. These papers provide an analytical
2solution for optimum supply voltage (Vdd) and threshold voltage (Vth) required to mini-
mize energy for a given frequency of operation. To support their claim, the authors im-
plement a FIR filter with minimum energy sized devices. The authors in [27, 26] provide
a closed-form solution for sizing transistors in a stack and introduce a new logical effort
[50] scheme suitable to subthreshold design. Various logic families apart from standard
CMOS have also been considered for their usefulness in subthreshold design. Some of the
traditional logic families like domino [48], pass transistor logic [35] and pseudo n-channel
metal-oxide-semiconductor (nMOS) are studied for their subthreshold operation. The sub-
domino logic has the advantage of low power consumption and high speed as compared to
its CMOS counterpart. In [35], static and dynamic subthreshold pass transistor logic XOR
gates are studied, and it is concluded that dynamic-pass-transistor logic is more sensitive
to process variations than normal pass transistor logic. New logic families like dual VT
self-timed logic [21], variable threshold voltage subthreshold CMOS [49], subthreshold
dynamic threshold voltage MOS [49] and source-coupled logic [51] are proposed for their
superior tolerance to process and temperature variations. Several low power design ap-
proaches like multiple-threshold complementary metal-oxide-semiconductor (MTCMOS),
partial dynamic voltage-scaling (DVS), partial DVS with MTCMOS and Insomniac and
their usefulness in energy efficient design are discussed in [4]. The authors conclude that
among all the low power design approaches Insomniac provides the highest energy savings.
Considerable amount of effort has been spent in finding the “perfect transistor” for
operation in subthreshold. Apart from optimization of the bulk metal-oxide semicon-
ductor field-effect transistor (MOSFET) [40, 41, 3], silicon-on-insulator (SOI) MOSFET
[38, 22, 55, 54, 58], double gated MOSFET [29] and metal epitaxial semiconductor field
effect transistor (MESFET) [10] have gained popularity for their usage in subthreshold de-
sign. SOI MOSFETs have the distinct advantage of steeper subthreshold slope and more
resistance to short-channel effects like drain induced barrier leakage (DIBL). The authors
in [29] propose that double gated MOSFET could be used in subthreshold due to its steep
subthreshold slope and a small gate capacitance. As in superthreshold, process variations
have a considerable effect on subthreshold designs. The analysis and impact of process
variations [56, 33] and leakage energy [25, 36] have been studied and various techniques
like pipelining, temperature adaptive dynamic voltage supply tuning, MTCMOS, variable
threshold complementary metal-oxide semiconductor (VTCMOS), source biasing and dual
VT partitioning are suggested to ameliorate these effects.
Application areas in subthreshold are not only restricted to the digital domain but have
also been expanded to the analog and mixed signal domain [7]. The authors in [7] propose
the use of dual-material-gate (DMG) p-MOSFET for the use in analog filter applications.
Using DMG p-MOSFET, a 70% improvement in gain was observed for CMOS amplifiers.
3Voltage regulators [15, 52] and low noise amplifiers (LNA) [12] have also been imple-
mented in subthreshold. In the digital domain, subthreshold circuits are being used in
static random access memory (SRAM) arrays [18, 43, 8], dynamic random access memory
(DRAM) [21], fast fourier transform (FFT) processors [53], hearing aids [28], and sensor
nodes [17].
The concept of power analysis attacks on cryptographic systems was proposed by
Kocher [32] in the mid 1990s. A power analysis attack is a non-invasive side channel
attack in which the power consumption of the cryptographic system can be analyzed to
retrieve the encrypted data [32]. An attacker can mount a power attack on a system without
having any knowledge of its design. Various design techniques at algorithmic and hardware
levels of abstraction have been proposed as countermeasures to power analysis attacks. The
typical countermeasures used in elliptic curve cryptography (ECC) at algorithmic level are
the ones proposed in [31]: randomization of the private exponent, blinding the point and
randomized projective co-ordinates. The authors in [24] propose the use of random elliptic
curve isomorphism as an effective counter measure. [57] uses a window based approach
whereas [47] exploits parallelism in the elliptic curve digital signature algorithm (ECDSA)
to increase resistance against power attacks. At circuit level, hiding and masking are two
popular counter measures implemented that increase the resistance against power attacks
by achieving constant power consumption in every clock cycle of the system. Hiding can
be implemented using dual rail logic, asynchronous logic and current mode logic, whereas
masking requires dual pre-charge logic [42]. The major disadvantage of hiding and mask-
ing is that they require capacitive balancing of cells and wires at layout level in order to
achieve constant power consumption. These techniques also suffer from excess area and
power overheads. An ultra low voltage logic (ULV) using floating gates has been proposed
in [16] due to its high speed and low-correlation between the input pattern and supply
current thus making the encryption scheme more resistant to power attacks. The use of
subthreshold circuits in cryptographic applications like electronic passports, where secu-
rity and power consumption rather than performance are given high priority, is suggested
in [16]. A subthreshold substitute bytes box (S-box) of the advanced encryption standard
(AES) [9] is presented in [1]. The authors use pipelining and asynchronous subthreshold
logic to implement the S-box.
The authors in [32] suggest that reducing the signal amplitude can be an effective so-
lution in increasing resistance against power attacks. Thus, by operating a cryptographic
system at subthreshold, the signal amplitude, and hence the power consumption, is re-
duced significantly. With this reduced signal amplitude, the variation in power consump-
tion is difficult to measure thereby increasing the resistance against power attacks. The use
of subthreshold in cryptographic systems is still nascent. With the untapped potential of
4ECC systems in cryptographic applications, it is even more pertinent to study subthresh-
old design for ECC systems. The proposed work aims at studying the viability of using
subthreshold design techniques in implementing an ECC system. As scalar multiplication
is the fundamental operation in elliptic curve systems, a digit-level gaussian normal ba-
sis multiplier with parallel output (DLGMp) [44] will be implemented and tested against
power attacks through simulations.
1.3 Thesis Description
The primary focus of this research is to evaluate the usefulness of subthreshold design
techniques in elliptic curve cryptography in order to increase the resistance against power
attacks. As scalar multiplication is one of the basic operations in ECC, this thesis uses the
DLGMp presented in [44].
To implement the DLGMp in subthreshold, first the minimum energy point, aspect
ratios, frequency range and operating voltage for main components of the multiplier are
identified. The basic idea is to create a standard library consisting of INVERTER, NAND,
NOR, XOR gates and latches using IBM 65nm technology with 1×, 2× and 3× fan-out of
4 (FO4) [20] delays. These standard cells then form the building blocks of the DLGMp. A
similar standard cell library is also created for the multiplier to operate in the superthreshold
regime. A differential power analysis (DPA) is then performed on the subthreshold and
superthreshold multipliers and their resistance to power attacks is compared. DPA can
be performed on both the circuits by evaluating power traces for all the possible input
combinations of the multiplier. Tradeoffs between power consumption, SNR, speed, area
and resistance to power attacks of the subthreshold and superthreshold multipliers are then
compared to evaluate the usefulness of the subthreshold design.
5Chapter 2
Subthreshold Circuits
This chapter begins with an introduction to subthreshold circuits. It then explains the
behavior of a transistor in the subthreshold region of operation. The difference between
power, energy and frequency of operation in subthreshold and superthreshold circuits is
explained. The penultimate section of this chapter explains the important concept of energy
minimization. The chapter ends with the explanation of the design of standard cell library
in subthreshold.
2.1 Introduction
With shrinking technology sizes, energy efficiency has become a critical aspect of de-
signing digital circuits. Traditionally, voltage scaling, a mechanism in which the supply
voltage is varying and the threshold voltage is constant, has been an effective solution in
meeting stringent energy requirements. However, voltage scaling does come at a cost of
reduction in performance. The limits of voltage scaling, and therefore energy minimiza-
tion, can be explored by operating a circuit at subthreshold [19]. In subthreshold circuits,
the supply voltage is reduced well below the threshold voltage of a transistor. Due to the
quadratic reduction in power with respect to the supply voltage, subthreshold circuits are
classified as ultra low power circuits. Specifically in application areas where performance
can be sacrificed for low power, subthreshold circuits are an ideal fit. Some of the ap-
plications include devices such as hearing aids [28], wrist watches [14], radio frequency
identification (RFID), sensor nodes and battery operated devices such as cellular phones.
One of the major areas where subthreshold design can be exploited is cryptographic sys-
tems. Due to their extremely low power levels, subthreshold circuits provide an effective
solution to power analysis attacks [32] in cryptographic systems.
62.2 Modeling Transistor Current
The region of operation of a transistor depends on the supply voltage at which it operates.
As the supply voltage is reduced, the region of operation shifts from strong inversion to
moderate inversion and finally to weak inversion. The strong inversion region, also known
as the superthreshold regime, is characterized by large current drives and a supply voltage
substantially above Vth, the threshold voltage of the transistor. The moderate inversion has
lower current drives as compared to the superthreshold regime and an operating voltage
near to the Vth. The weak inversion region, also known as the subthreshold regime, is
characterized by small current drives and a supply voltage below Vth.
The behavior of the transistor in the subthreshold and superthreshold regions is shown
in equations (2.1) and (2.2) [19]
Ion−sub =
W
Leff
µeffCox(m− 1)V 2T exp
(
Vgs − Vth
mVT
)
(1− exp
(−Vds
VT
)
) (2.1)
where W is the width of the transistor, Leff is the effective length, µeff is the effective
mobility, Cox is the oxide capacitance, m is the subthreshold slope factor and VT = (KTq ).
Ion−super =
gmsat
1 +Rsgmsat
(Vdd − Vth − VPO) (2.2)
where gmsat is the saturation transconductance, Rs is the source resistance and VPO is the
pinch off voltage.
Figure 2.1: Transistor current characteristics.
The subthreshold and superthreshold regions of operation are highlighted in Figure 2.1.
In the superthreshold region, the current is fairly linear in nature. The transistor current
Ion in the subthreshold regime is exponentially dependent on Vth and supply voltage due
7to which power, delay and current matching between two transistors is also exponentially
dependent on Vth and Vdd. This exponential dependence is a key challenge in designing
circuits in subthreshold. Some of the parameters that are affected by this challenge are
process variations, noise margins, soft errors and output voltage swings. Therefore, when
designing energy optimal subthreshold circuits, these parameters play an important role.
The current in the subthreshold region, also known as leakage current, is considered to
be undesirable when operating the transistor in the superthreshold region. However, this
current is quintessential as far as subthreshold operation is concerned. Leakage current is
utilized by subthreshold circuits as their conduction current.
2.3 Power, Energy and Frequency
The total power in a CMOS circuit is given by equation (2.3):
PTotal = Pdynamic + Pstatic =
1
2
CLV
2
ddαf + ISCVdd + IstaticVdd (2.3)
where CL is the load capacitance, f is the frequency of operation, ISC is the short circuit
current and α is the activity factor. As can be seen from Equation (2.3) the total power con-
sists of two major components: dynamic power and leakage power. Both these components
reduce in magnitude as the supply voltage reduces.
The dynamic power consumption is due to the charging and discharging of the load
capacitance and the short circuit current. A short circuit current flows when the pull up
and pull down networks in a CMOS circuit are simultaneously on and a direct path exists
between the supply line and ground. Dynamic power is directly proportional to the square
of the supply voltage. Therefore, dynamic power reduces in a quadratic manner when the
supply voltage is reduced. Leakage power is dependent on the leakage current flowing in
the CMOS circuit.
At superthreshold, the charging (or discharging) current is greater than the leakage
current. Hence, dynamic power dominates over leakage power in superthreshold. At sub-
threshold, supply voltage is lower than the threshold voltage of the transistor. Due to its
quadratic relation with supply voltage, dynamic power reduces drastically in subthreshold.
Also, leakage current is regarded as the conduction current in subthreshold. Therefore,
leakage power dominates than dynamic power in the subthreshold region of operation.
Energy is one of the important design metrics in digital circuits. The energy estimation
in these circuits is given by Equation (2.4):
ETotal = Edynamic + Estatic =
1
2
CLV
2
ddα+ IstaticVddtp (2.4)
where CL is the load capacitance, tp is the circuit delay and α is the activity factor.
8The important observation in Equation (2.4) is the dependence of leakage energy on
delay tp. Since tp is high in subthreshold, the leakage energy is greater than the dynamic
energy. As the supply voltage is increased, the delay and hence the leakage energy, reduces.
Therefore, at superthreshold the dynamic energy is the more dominant of the two. Short
circuit energy is negligible at subthreshold and can be ignored [19].
To understand the variation in power and frequency characteristics in superthreshold
and subthreshold regions, simulations of a seven-stage ring oscillator using an inverter
chain were performed in IBM 65 nm technology node. The power and frequency charac-
teristics of the ring oscillator are shown in Figure 2.2 and Figure 2.3, respectively.
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Figure 2.2: Ring oscillator power characteristics.
As can be observed from the graphs, both, power and frequency increase exponentially
with supply voltage. With an increase in supply voltage from 200 mV to 700 mV, a 7000x
increase in power and a 700x increase in frequency are observed. Thus, the advantage of
low power in the subthreshold region comes at a cost of reduced speed of operation.
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Figure 2.3: Ring oscillator frequency characteristics.
2.4 Energy Point Minimization
Since energy minimization is the enabling factor for subthreshold design, identifying the
operating voltage range for the optimal energy forms the design basis. Two commonly
used terms in subthreshold design are Vmin, the voltage at which the energy of the circuit
is minimum and Vdd,limit, the lowest supply voltage at which the circuit can be operated.
In most cases the Vmin is greater than Vdd,limit. Vmin denotes the ideal supply voltage at
which the circuit should be operated. Stacking of transistors raises the Vdd,limit of a circuit
well above that of a simple inverter. The location of the energy minimum of any circuit is
a compromise between the dynamic and leakage energies. The point of intersection of the
dynamic and leakage energy curves is defined as the minimum energy point of the circuit.
The activity factor, α, Vth, Leff , sub-Vth slope and Ion are interdependent and should be
considered for determining the minimum energy point of any design. The main goal of
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Figure 2.4: INVERTER.
this research is to identify the minimum energy point, aspect ratios, frequency range and
operating voltage for CMOS standard cells.
2.5 Design of a Standard Cell Library
This section describes the design of various digital logic cells in subthreshold. A method-
ology for designing a standard cell library in subthreshold is discussed. All the logic cells
are verified for their performance characteristics. One of the primary reasons to form a
standard cell library is to use these cells as basic building blocks for larger circuits.
The standard cell library created consists of 32 CMOS gates designed using IBM 65nm
technology with 1×, 2× and 3× FO4 delays. First, the basic CMOS inverter, shown in
Figure 2.4, is analyzed in detail and then, based on this analysis, the NAND and the NOR
gates are designed. A seven-stage ring oscillator is used as a test circuit for the INVERTER,
NAND and NOR gates. The ring oscillator test circuit is shown in Figure 2.5. The inverter
is initially simulated for optimal sizing, i.e., the “ideal” aspect ratio (ratio of pMOS to
nMOS width) at which the charging and discharging currents are equal and a symmetrical
output is observed. The simulations are carried out for both worst case and nominal case.
Nominal case process simulations imply operating the circuit at 27C. Worst case process
simulations include SS (slow nMOS, slow pMOS), SF (slow nMOS, fast pMOS), FS (fast
nMOS, slow pMOS) and FF (fast nMOS, fast pMOS) corners. The optimal sizing does not
necessarily mean that the circuit operates at minimum energy. Therefore, the INVERTER
is re-sized and re-simulated to find the minimum energy point. The simulations are also
carried out for various activity factors.
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Figure 2.5: Ring oscillator test circuit.
Figure 2.6: NAND.
With INVERTER as the reference, the NAND and NOR gates are designed and sim-
ulated for minimum energy. The effect of increasing aspect ratio and transistor activity
factor α on the minimum energy point are also observed. The schematic of the NAND gate
and NOR gate is shown in Figure 2.6 and Figure 2.7 respectively. The methodology can be
summarized by the flowchart shown in Figure 2.8.
Figure 2.7: NOR.
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Figure 2.8: Design methodology for subthreshold circuits.
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Figure 2.9: Two implementations of the XOR gate (a)Tiny XOR. (b)Subthreshold XOR.
The design of the remaining standard cells, except the exclusive-OR (XOR) and flip-
flops, is based on the results of the INVERTER, NAND and NOR gates. For designing
the XOR, XNOR and the flip-flops a different approach is used. The TINY XOR (Figure
2.9(a)), commonly used in standard cell libraries, is simulated for its subthreshold opera-
tion.
The simulation of the TINY XOR gate is shown in Figure 2.10. At a voltage of 100mV
or lower, the tiny XOR gate fails to operate correctly when the input bits B changes from 1
to 0. For B = 0 and A = 1, the transistor M1 tries to pull the output C to Vdd. Transistors
M2, M3 and M4 are in parallel and try to pull the output towards ground. The combined
effort of M2, M3 and M4 overrides that of M1 and hence the output rises to an intermediate
value. Minimum aspect ratio of (1/1) (i.e. (W/L) for pMOS = (65 nm/65 nm) and (W/L)
for nMOS = (65 nm/65 nm)) for the transmission gate and aspect ratio (2/1) (i.e. (W/L) for
pMOS = (130 nm/65 nm) and (W/L) for nMOS = (65 nm/65 nm)) for the inverter is used
for simulations. An increase in the aspect ratio does not change the simulation output. An
XOR gate suitable for subthreshold operation is shown in Figure 2.9(b). This XOR gate
uses transmission gate logic. The transmission gates are designed with an aspect ratio of
(1/1). As the results in Figure 2.11 indicate, this gate is suitable for all input combinations
at very low voltages. The results of the XOR gate were used to design the XNOR gate.
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Figure 2.10: Tiny XOR characteristics.
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Figure 2.11: XOR gate suitable for subthreshold operation.
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Figure 2.12: Transmission gate flip-flop.
For the design of the D flip-flop, an approach similar to the one for XOR gate is used.
Initially, a transmission gate based flip-flop, shown in Figure 2.12, is simulated. The opti-
mal aspect ratio of (9/1) (i.e. (W/L) for pMOS = (585 nm/65 nm) and (W/L) for nMOS =
(65 nm/65 nm)) is used for sizing the inverters and for the transmission gates a minimum
sizing of (1/1) is used. As can be seen from the simulations of this latch (Figure 2.13), the
output of the flip-flop follows the input, but, does not rise to the required 90% noise margin.
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Figure 2.13: Transmission gate flip-flop characteristics.
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Figure 2.14: Modified transmission gate flip-flop.
Table 2.1: Truth table for D-multiplier flip-flop.
PREZ CLRZ CLK D Q QBAR
L H X X H L
H L X X L H
L L X X L L
H H ↑ H H L
H H ↑ L L H
H H L X Q0 QBAR0
In order to pull the output up to the desired value two charge keepers, one at the output
node and one in the feedback loop, are needed. This modified transmission gate flip-flop is
shown in Figure 2.14. Minimum sizing of 1 is used for the charge keepers. The simulations
of this modified transmission gate flip-flop are shown in Figure 2.15. As can be seen from
Figure 2.15, with the help of the two charge keepers, the output is pulled up to the desired
90% noise margin. For implementing the digit level gaussian normal basis multiplier the
inputs need to be circularly shifted. For the multiplication process, the multiplier and the
multiplicand in the input registers need to be stable for the first clock cycle. The circular
shift with the above D flip-flop was implemented and it was noted that the inputs do not
remain stable for the first clock cycle. Hence, a flip-flop with preset and clear pins is
required. This flip-flop, the D-multiplier flip-flop, is shown in Figure 2.16 and the truth
table is shown in Table 2.1.
Minimum sizing was used for the INVERTER, NAND and TRANSMISSION gates in
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Figure 2.15: Modified transmission gate flip-flop output characteristics.
20
Figure 2.16: D-multiplier flip-flop.
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the design. For the transistor level schematics shown an inverter aspect ratio of (2/1) (i.e.
(W/L) for pMOS = (130 nm/65 nm) and (W/L) for nMOS = (65 nm/65 nm)) was used.
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Chapter 3
Cryptography
This chapter begins with an introduction to cryptography. It then explains private key,
public key and elliptic curve cryptography. Side-channel attacks are then introduced with
more emphasis given on power analysis attacks. The concluding section of this chapter
explains the working of the gaussian normal basis multiplier. The last section also gives an
overview of the mathematical background necessary for understanding the working of this
multiplier.
3.1 Introduction
Cryptography is the practice and study of hiding information. The basic aim of cryptog-
raphy is to ensure secure transmission of data against eavesdropping. In [46], cryptography
is defined as “the discipline that studies the mathematical techniques related to information
security such as providing the security services of confidentiality, data integrity, authenti-
cation and non-repudiation”. A cipher is a cryptographic algorithm that uses a key to
transform the data to be transmitted, also known as the plaintext, into an unreadable form,
the cipher text. Cryptography involves two processes: encryption and decryption. Encryp-
tion uses a cipher and a key to convert the plaintext data into cipher text at the transmission
end. Similarly, at the receiver, decryption is performed which uses the same key to convert
the cipher text data back to the original form.
Two major types of cryptographic systems are private key cryptography or symmetric
cryptography and public key cryptography or asymmetric key cryptography. These systems
can best be explained with the classic example of Alice, Bob and Eve. Bob would like to
transfer data to Alice through an insecure channel. Eve, the eavesdropper, is trying to
intercept this information. Without the means of a cryptographic algorithm, Bob’s data can
be easily intercepted by Eve and Eve could then send out wrong information to Alice.
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3.1.1 Private Key Cryptography
Private key cryptography uses the same key to encrypt and decrypt the message. Bob
uses a key and an encryption algorithm to encipher the plaintext and transfer it to Alice.
Alice uses the same key and a decryption algorithm to decipher Bob’s data. Since Eve does
not have knowledge about the key, she is unable to decrypt the information. One of the
most popular block cipher algorithms is the data encryption algorithm (DEA) defined in
the data encryption standard (DES) [37]. The DEA uses a 56 bit secret key. An advanced
version of the DEA is the Triple DEA which uses three 56 bit length keys to encrypt data.
If all the keys are independent then this is called three key TDEA (3TDEA). If two keys
are independent and the third key is a copy of one of the two keys it is called two key
TDEA (2TDEA) [2]. In 2000, the national institute of standards and technology (NIST)
[39] chose “Rijndael” as the new advanced encryption standard (AES) [9].
Private key cryptography encryption and decryption algorithms are computationally
non-intensive. One of the properties of private key cryptography is that since the same
key is required for encryption and decryption, a secure channel must exist between two
communicating entities for the transmission of the secret key. Thus, an effective key man-
agement system is necessary. The complexity of this key management system increases
with the increase in the number of entities in the network.
3.1.2 Public Key Cryptography
Public key cryptography uses two keys, mathematically related to one another, for en-
cryption and decryption. Each entity will have its own private key and will share a public
key with other entities. One of the keys is used for encryption and the other for decryption.
A public key cryptographic algorithm works as follows. Bob transmits data to Alice using
a public key and his private key. Alice can easily decipher Bob’s encrypted data by using
her private key. Eve knows the public key but does not have any knowledge of Alice’s
private key, thus she cannot decrypt Bob’s data. The security of a public key system lies
in the fact that it is computationally infeasible to construct one key from the other, even
though both the public and private keys are necessarily related. Also public key cryptogra-
phy eliminates the need of a secure communication channel to transmit private keys. Diffie
and Hellman [11] were the first to publish the concepts of public key cryptography. Public
key cryptography can also be used to implement digital signatures. The current industry
standard for public key cryptography is the Rivest-Shamir-Adleman (RSA) algorithm [45].
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3.1.3 Elliptic Curve Cryptography
The use of elliptic curves in cryptography was proposed independently by Koblitz [30]
and Miller [34]. Elliptic curve cryptography (ECC), also a public key cryptography al-
gorithm, involves the use of points on elliptic curves over a finite field for encryption and
decryption. Cryptographic algorithms using elliptic curves are more complex than the stan-
dard RSA algorithm but provide the same level of security while using a smaller key size.
Thus, ECC has the advantages of requiring less storage space, small bandwidth demands
and a faster key exchange. Scalar multiplication is the fundamental operation used in ECC
where a point P on an elliptic curve defined over a finite field is multiplied by a scalar k.
A special case of normal basis, the T type gaussian normal basis (GNB) is used for finite
field multiplication. Using GNBs reduces complexity thereby providing an efficient and
simple implementation of the scalar multiplication [44]. The GNBs have been included in
a number of standards, such as IEEE [13] and NIST for the elliptic curve digital signa-
ture algorithm (ECDSA). The IEEE standard for implementing ECC is the elliptic curve
integrated encryption scheme (ECIES).
The elliptic curve discrete logarithm problem (ECDLP) ensures the security of ellip-
tic curve cryptographic systems. Consider an elliptic curve E defined over a galois field
GF (pm). Let Q and P be two points of this curve. Let the order of P be r. The logarithm
problem can be formulated as follows. Find a positive scalar k²[1, r−1] such that the scalar
multiplication equation Q = kP holds true. Solving the discrete logarithm problem over
elliptic curves is said to be a very difficult mathematical exercise [46]. Scalar multiplica-
tion is used key generation, signature and verification schemes, the three fundamental ECC
primitives.
3.1.4 Side Channel Attacks
A side channel attack is an attack on the physical implementation of a cryptographic
system. Timing information, electromagnetic radiation and power consumption are side
channels that can be exploited to gain information of the cryptographic system.
The amount of time required to complete a cryptographic operation depends on the type
of operation performed. A timing attack exploits this vulnerability. By carefully measuring
the amount of time required to perform private key operations, attackers may be able to
find fixed Diffie-Hellman exponents, factor RSA keys, and break other cryptosystems [32].
One of the countermeasures against timing attacks would be to ensure that all operations
require the same amount of time.
A power analysis attack is a non-invasive side channel attack in which the power con-
sumption of the cryptographic system can be analyzed to retrieve the encrypted data [32].
An attacker can mount a power attack on a system without having any knowledge of its
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design. The amount of power consumed in an integrated circuit is proportional to the type
of operation performed and the input data pattern of the micro-processor. This is because
the switching of the individual transistors of the circuit depends upon the change in the
input data and the number of instructions executed depends upon the operation performed.
Hence, by tracking the amount of power consumed, an attacker can easily decrypt a cryp-
tographic system. Power analysis attacks are of two types: simple power analysis (SPA)
attacks and differential power analysis (DPA) attacks [32]. In SPA attacks, the attacker
observes the variation in power consumption of the micro-processor over a period of time.
DPA is a more severe attack than the SPA, in which the attacker uses statistical methods and
error correction techniques to determine information related to the encrypted data. DPA is
much more difficult to prevent than the SPA. Other side channels attacks include those in
which electro-magnetic radiation and timing information of the system are exploited by the
attacker to reveal the secret key.
Reducing signal size and introducing noise can be an effective solution in increasing
resistance against power attacks [32]. This is because by reducing the SNR, the attacker
requires large amount of sample data, in some cases infinitely large number of samples,
to implement the attack. Subthreshold power consists of 80% leakage power and 20%
active power. Power corresponding to useful computation (active power) in subthreshold is
insignificant as compared to super threshold where active power corresponds to 99% of the
total power consumed. Inherently, the SNR of a subthreshold system is significantly lower
than its superthreshold counterpart. Thus, subthreshold cryptographic systems are less
prone to power analysis attacks, as the reduced supply voltage and larger leakage current
guarantee power variations and SNR that are order of magnitudes less than those in the
superthreshold case and hence are much more difficult to measure.
Flow of current in an electronic circuit produces magnetic field. Thus, all electronic
circuits emit electromagnetic radiation. An electromagnetic analysis (EMA), similar to
power analysis can be performed on the cryptographic circuit to extract information. The
EMA is also of two types: simple EMA and a differential EMA. EMA attacks can extract
much more information that the power analysis attacks.
3.1.5 Countermeasures against side channel attacks
Cryptographic systems can be designed at various levels of abstraction. The five primary
levels of abstraction of a cryptographic embedded system are shown in Figure 3.1.
The protocol level consists of designing protocols that implement basic cryptographic
functions such as data integrity, confidentiality, authentication, identification and non-
repudiation. The algorithmic level consists of implementing algorithms such as block
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Figure 3.1: Abstraction levels of cryptographic systems (adapted from [23])
.
ciphers, RSA, DES, AES, etc. At the architecture level, instruction set modeling, in pro-
gramming languages such as C, C++ and JAVA, is used to design cryptographic systems. At
the micro-architecture level, cryptographic systems are implemented using a higher level
of hardware abstraction. Hardware description languages such as Verilog and VHDL are
used to define memories, processors and co-processors. At the circuit level, transistors and
gates are used to define the cryptographic system.
Countermeasures against side channel attacks are devised so as to either reduce or com-
pletely eliminate the amount of information leaked by the side channel. Various design
techniques have been proposed at algorithmic and hardware levels of abstraction. Random-
ization of the private exponent, blinding the point and randomized projective co-ordinates
are typical countermeasures used in ECC at algorithmic level [31]. The use of random
elliptic curve isomorphism as an effective counter measure is proposed in [24]. [57] uses a
window based approach whereas [47] exploits parallelism in the ECDSA to increase resis-
tance against power attacks. At circuit level, hiding and masking are two popular counter
measures implemented that increase the resistance against power attacks by achieving con-
stant power consumption in every clock cycle of the system. Hiding can be implemented
using dual rail logic, asynchronous logic and current mode logic, whereas masking requires
dual pre-charge logic [42]. The major disadvantage of hiding and masking is that they re-
quire capacitive balancing of cells and wires at layout level in order to achieve constant
power consumption. These techniques also suffer from excess area and power overheads.
An ultra low voltage logic (ULV) using floating gates has been proposed in [16] due to its
high speed and low-correlation between the input pattern and supply current thus making
the encryption scheme more resistant to power attacks. The use of subthreshold circuits in
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cryptographic applications like electronic passports, where security and power consump-
tion rather than performance are given high priority, is suggested in [16]. A subthreshold
S-box of the AES is presented in [1]. The authors use pipelining and asynchronous sub-
threshold logic to implement the S-box.
The authors in [32] suggest that reducing the signal amplitude can be an effective so-
lution in increasing resistance against power attacks. Thus, by operating a cryptographic
system at subthreshold, the signal amplitude, and hence the power consumption, is reduced
significantly. With this reduced signal amplitude, the variation in power consumption is
difficult to measure thereby increasing the resistance against power attacks.
3.2 Gaussian Normal Basis Multiplier
3.2.1 Mathematical Background
This section gives an overview of the mathematical background needed to understand
the working of the gaussian gormal basis multiplier.
Finite Fields
Basic definition of Rings and Fields is introduced to understand finite fields.
Rings A set of objects that can be added and multiplied is called a ring. The objects of
the ring R should satisfy the following conditions:
• Under addition, the ring R is an additive (Abelian) group.
• ∀ a, b, c ∈ R, a(b+ c) = ab+ ac and (b+ c)a = ba+ ca.
• ∀ a, b, c ∈ R, a(bc) = abc.
• ∃ an element i ∈ R such that ia = ai = a ∀ ∈ R.
Integers, complex numbers, real numbers and rational numbers are all rings. A number
a has a multiplicative inverse in R and is said to be invertible if and only if there exists a
unique number x ∈ R such that ax = xa = 1. The unit element of the ring is 1.
Fields A field F is a ring in which the following conditions are satisfied:
• F is commutative with respect to addition.
• F holds all distributive laws mentioned for rings.
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• F is commutative with respect to multiplication.
From the definition of rings and fields, finite fields can now be defined. A finite field or
Galois field is denoted by GF (pm), where p, a prime, is known as the characteristic of the
field, m is a positive integer and pm is the number of elements of the field. Ground field or
subfield of the finite field consists of p number of elements of the field. This thesis focuses
on GF (2m), i.e. galois fields of order 2, also known as binary finite fields.
Finite Field Representation
Finite fields can be represented in a number of ways. The normal basis representation and
the polynomial representation are two of the most commonly used representations.
Polynomial Representation An element of finite field GF (2m) can be represented by
the polynomial equation (3.1).
b(m−1)a(m−1) + b(m−2)a(m−2) + ....+ b2a2 + b1a+ b0 : bi ∈ (0, 1) (3.1)
As the coefficients of the polynomial are 1 and 0, the elements of the finite field can be
represented as a string of bits. It should be noted that the elements of the field are reduced
modulo some irreducible polynomial and the coefficients are reduced modulo 2.
Addition and multiplication in polynomial representation can be defined as follows:
• Addition of two elements is simply XORing the coefficients of the two elements.
• Multiplication of two elements is performed in the same manner as multiplying two
polynomials except in the case of finite fields, the coefficients are reduced modulo 2
and the result is reduced modulo some irreducible polynomial.
Normal Basis Representation Consider a GF (2m) with 2m elements. Let α be the el-
ement of this field such that the m elements represented by Equation (3.2) are linearly
independent. Then equation (3.2) forms the normal basis for the said galois field.
N = α, α2, α2
2
, ...., α2
m−1
(3.2)
For such a normal basis, an element in the finite field is then represented by the follow-
ing equation:
a0α
20 + a1α
21 + a2α
22 + ....+ am−2α2
m−2
+ am−1α2
m−1
(3.3)
Addition and multiplication in normal basis representation can be defined as follows:
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• Addition of two elements is similar to polynomial representation i.e. XORing the
coefficients of the two elements.
• Multiplication of two elements is complex as compared to multiplying two poly-
nomials. The complexity of this multiplication can be reduced by using a class of
normal basis known as gaussian normal basis. This multiplication will be explained
in section 3.2 i.e. overview of the multiplier.
• Squaring in normal basis is simply a right rotate of the coefficients of the element of
a finite field.
Elliptic Curves defined over GF (2m)
Elliptic curves in galois fields can be defined by the following equation:
y2 + xy = x3 + ax2 + b (3.4)
Such an elliptic curve can be formed by choosing elements a and b within GF (2m) with
b 6= 0. Points (x, y) (x, y ² GF (2m)) satisfy the elliptic curve equation over GF (2m). The
point at infinity, denoted by O and the set of solutions (x, y) form a finite abelian group.
Apart from equation 3.4, there are a number of ways in which elliptic curves can be defined
and these definitions can be found in any linear algebra textbook.
Mathematical operations on elliptic curves The basic elliptic curve operations perti-
nent to this thesis are defined.
• Addition: Addition of two distinct points A and B of an elliptic curve is defined as
A + B = C. A line is drawn through points A and B. This line then intersects
point −C on the curve which is reflected along the x-axis to find the sum C. This is
represented graphically in Figure 3.2.
• Doubling: Doubling a point A is defined as 2A = C. A line tangent to point A
intersects the curve at−C which is reflected along the x-axis to get C. This is shown
graphically in Figure 3.3.
• Scalar Multiplication: Elliptic curve groups do not contain a multiplication operation.
Instead a scalar product kP is defined which is accomplished by adding the point P ,
k times.
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Figure 3.2: Computation of A+B = C.
Figure 3.3: Computation of 2A = C.
3.2.2 Overview of the multiplier
The block diagram of this multiplier is shown in Figure 3.4.
The multiplier can be best explained by the following equations. Let A, B, C and D
∈ GF (2m) where m is the number of bits needed to represent each element in GF (2m).
Then the product C can be represented as
Cj+1 = C
2d
j XORD(Aj, Bj) (3.5)
where D(Aj, Bj) represents an ANDing operation.
Aj+1 = A
2d
j (3.6)
Bj+1 = B
2d
j (3.7)
where Aj+1 and Bj+1 are d-fold right cyclic shift operators.
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Figure 3.4: Digit-level gaussian normal basis multiplier with parallel output DLGMp
(adapted from [44]).
The DLGMp shown in Figure 3.4 contains three registers A, B and C. Registers A and
B store the multiplicand and the multiplier and the register C stores the output. Block P
consists of XOR gates and manipulates A in a manner that it can be used for the ANDing
operation of equation 3.5. Blocks J and J ′ are used for the ANDing operation of equation
3.5. GF (2m) adder consist of an array of XOR gates that implement Equation 3.5 and CS
blocks represent the logic needed to implement cyclic shifts for A, B and C. In the block
diagram, q represents the number of clock cycles required for multiplication, d represents
the number of bits in each digit, 1 ≤ d ≤m and r is a number between 0 and (d− 1) such
that m = (qd−r). Blocks J and J ′ are similar but for the fact that J ′ is controlled by signal
q and its output is zero at the end of (q− 1) clock cycles. To understand the architecture of
DLGMp, a multiplier with d = 2 and r = 1 for type 4 GNB over GF (2m) is illustrated in
Figure 3.5.
As can be seen from Figure 3.4 and Figure 3.5, the main components of the multiplier
are registers, AND gates and XOR gates. These components will be used from the standard
cell library to implement the multiplier.
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Figure 3.5: The type 4 DLGMp over GF (27)(d = 2, r = 1) (adapted from [44]).
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Chapter 4
Results and Analysis
The first section of this chapter discusses and analyzes the results of the subthreshold
circuits in the standard cell library. The next section discusses the functionality of the
gaussian normal basis multiplier and gives an insight into the effectiveness of subthreshold
implementation of the multiplier against power analysis attacks.
4.1 Standard Cell Libraries
This section explains the results obtained for the standard cell library in subthreshold.
All the gates have been designed for a noise margin low (NML) of 10% of the supply
voltage and noise margin high (NMH) of 90% of the supply voltage.
4.1.1 INVERTER
Operating Voltage: A seven stage ring oscillator is used as a test circuit to identify the
inverter characteristics in the subthreshold domain. The inverter operates at a Vdd,limit of
60mV. The Vdd,limit is the lowest supply voltage at which a circuit can operate.
Aspect Ratios: The optimal aspect ratio for the worst case and nominal case are identified
for the inverter. Optimal aspect ratio is the ratio of the pMOS width to the nMOS width
at which the current flowing through the pMOS is equal to the current flowing through the
nMOS. A symmetrical output is observed at optimal aspect ratio.
Graph representing the nominal case aspect ratio is shown in Figure 4.1. The width
of the pMOS is found such that the output of the ring oscillator is within 10% to 90% of
the supply voltage. Maximum pMOS width (Wp,max) is defined as the width at which the
output of the ring oscillator is within 10% of the supply voltage [6]. Minimum pMOS
width (Wp,min) is defined as the width at which the output of the ring oscillator is at least
90% of the supply voltage [6]. As can be seen from the graph, for the nominal case the
optimum aspect ratio is (9/1) (i.e. (W/L) for pMOS = (585 nm/65 nm) and (W/L) for nMOS
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Figure 4.1: Nominal case aspect ratio.
= (65 nm/65 nm)) and the corresponding supply voltage is 64 mV. The ring oscillator is also
simulated for worst case conditions. ForWp,max, the worst case process corner was taken as
SF (slow nMOS, fast pMOS) and for Wp,min pMOS width it was taken as FS (fast nMOS,
slow pMOS). These two process corners are sufficient to characterize the behavior of the
circuit, as the circuit behavior will be symmetrical at the other two process corners, namely
SS (slow nMOS, slow pMOS) and FF (fast nMOS, fast pMOS). Optimum width under
worst case conditions is indicated in Figure 4.2.
As can be interpreted from the graph, the aspect ratio for the worst case remains as
(9/1) but there is an increase in the minimum operating voltage to 137 mV. To conclude, an
aspect ratio of (9/1) is ideal for operating the inverter in subthreshold. So far, the minimum
energy point of operation is not yet considered.
Energy: To characterize the inverter for minimum energy condition, the ring oscillator
was re-simulated with aspect ratios of (2/1) (i.e. (W/L) for pMOS = (130 nm/65 nm) and
(W/L) for nMOS = (65 nm/65 nm)) and (5/1) (i.e. (W/L) for pMOS = (375 nm/65 nm)
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Figure 4.2: Worst case aspect ratio.
and (W/L) for nMOS = (65 nm/65 nm)). The energy characteristics of the ring oscillator
at aspect ratio of (2/1) are shown in Figure 4.3 and for aspect ratio (5/1) they are shown
in Figure 4.4. The results indicate that leakage energy is dominant in subthreshold and
decreases as the supply voltage is increased into the superthreshold region. The point
where the leakage and dynamic energy cross is the minimum energy point. The minimum
energy point decreases from 195 mV to 190 mV as the aspect ratio is increased from (2/1)
to (5/1). Also, the minimum operating voltage, and hence, the power will decrease as the
aspect ratio is increased. Thus, we can conclude that if the aspect ratio is further increased
to (9/1) the oscillator will operate at the ideal minimum energy point. An aspect ratio of
(9/1) is too high especially when the inverter is used as a reference for other circuits.
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Figure 4.3: INVERTER energy characteristics; aspect ratio (2/1).
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Figure 4.4: INVERTER energy characteristics; aspect ratio (5/1).
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Voltage transfer characteristics: The voltage transfer characteristics of the inverter for
a supply voltage of 140 mV are shown in Figure 4.5. Graphs (a), (b) and (c) indicate the
voltage transfer characteristic for aspect ratios (2/1), (5/1) and (9/1). As can been seen from
the graphs, the voltage transfer characteristics for the inverter in subthreshold are identical
to its superthreshold counterpart. A shift in the midpoint voltage is observed as the aspect
ratio is increased from (2/1) to (9/1). For the optimum aspect ratio of (9/1), the midpoint
voltage VM is 74.45 mV which indicates symmetrical output.
Figure 4.5: INVERTER voltage transfer characteristics.
Switching activity factor (α): Variation of the minimum energy point with the circuit
utility factor α is shown in Figure 4.6. The graph indicates that Vmin increases from a value
of 162 mV to 196 mV as the value of α decreases from 0.5 to 0.1. This is expected because
with an increase in the value of α, the transistors in the circuit are utilized more, the circuit
is less ideal and the dynamic energy increases. Thus, for a lower minimum energy point,
the circuit should be utilized more.
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Figure 4.6: Variation of minimum energy point with alpha.
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Frequency and power: The graph of the inverter frequency for different aspect ratios is
shown in Figure 4.7. It can be noted that as the voltage increases, the frequency increases.
For the same supply voltage, a lower aspect ratio would give a higher frequency. This is
expected as a lower aspect ratio, the resistance is less implying a higher frequency. For
an aspect ratio of (2/1) the frequency increases from 33.6 KHz at 130 mV to 14.33 MHz
at 400 mV. In comparison, for an aspect ratio of (5/1) the frequency increases from 29.4
KHz to 19.1 MHz as the supply voltage is increased from 100 mV to 400 mV. Thus, for a
particular value of Vdd, a lower aspect ratio gives a higher frequency.
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Figure 4.7: INVERTER frequency characteristics.
The power characteristics of the inverter are shown in Figure 4.8. As can be seen from
the graph the power increases as we move from subthreshold to superthreshold. This is
expected because, as the region of operation shifts from subthreshold to superthreshold,
the dynamic power increases proportional to the square of the supply voltage. The graph
also indicates an increase in the inverter power with an increase in the aspect ratio.
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Figure 4.8: INVERTER power characteristics.
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4.1.2 Universal Gates
This section explains the design and characteristics of the universal gates, NAND and
NOR.
NAND
The NAND gate was simulated using inverter aspect ratios (2/1) and (5/1) as reference.
Energy: The graphs of the total energy in the NAND gate for aspect ratios of (2/1) and
(5/1) are shown in Figure 4.9 and Figure 4.10 respectively. From these figures two impor-
tant observations can be made: 1) The energy of the NAND gate (static and dynamic) has
increased with a factor of 1.6 with the sizing. The increase in the aspect ratio increases the
load capacitance as well as the circuit delay thereby increasing the static and dynamic en-
ergy. 2) The Vmin reduces from 242 mV to 235 mV as the size of the NAND gate increases
from (2/1) and (5/1). This is expected as the optimal aspect ratio for the INVERTER is
(9/1). As the aspect ratio increases closer to the reference value of (9/1) the minimum
energy point will reduce.
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Figure 4.9: NAND energy characteristics: aspect ratio (2/1).
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Figure 4.10: NAND energy characteristics: aspect ratio (5/1).
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Frequency and power: The frequency characteristics for the NAND gate are shown in
the Figure 4.11. As expected the frequency of the NAND gate reduces as the aspect ratio
is increased. For an aspect ratio of (2/1), the NAND frequency increases from 25.8 KHz
to 8.84 MHz as the supply voltage is increased from 140 mV to 400 mV. For the aspect
ratio of (5/1) the values are 21.4 KHz and 7.11 MHz respectively. For higher frequency, a
low aspect ratio is required but at this aspect ratio the circuit does not work at the lowest
minimum energy point. Thus, the operating frequency is a compromise between frequency
and energy.
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Figure 4.11: NAND frequency comparison.
The power characteristics of the NAND gate are shown in Figure 4.12. As expected,
the power of the NAND gate increases as the supply voltage is increased. It also increases
with an increase in the aspect ratio.
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Figure 4.12: NAND power comparison.
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NOR
Inverter aspect ratios (2/1) and (5/1) were used as a reference for the NOR gate.
Energy: The energy characteristics for aspect ratio (2/1) and aspect ratio (5/1) are shown
in Figure 4.13 and Figure 4.14 respectively. Similar to the NAND gate and the INVERTER,
the Vmin for the NOR gate reduces from 226 mV to 196 mV as the aspect ratio is increased
from (2/1) and (5/1).
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Figure 4.13: NOR energy characteristics: aspect ratio (2/1).
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Figure 4.14: NOR energy characteristics: aspect ratio (5/1).
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Frequency and power: For the NOR gate, the frequency values for an aspect ratio of
(2/1) are 26.1 KHz and 6.41 MHz for supply voltage of 140 mV and 400 mV respectively.
The values for the aspect ratio of (5/1) are 28.7 KHz and 4.76 MHz respectively. The
frequency characteristics of the NOR gate is shown in figure 4.15. For the NOR gate
too, the power increases as 1) the supply voltage is increased and 2) as the aspect ratio is
increased. The power characteristics of the NOR gate are shown in Figure 4.16.
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Figure 4.15: NOR frequency comparison.
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Figure 4.16: NOR power comparison.
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4.1.3 XOR and XNOR
This section explains the characteristics of the XOR and XNOR gates.
Figure 4.17: XOR gate.
Figure 4.18: XNOR gate.
The circuit diagrams for the XOR and XNOR gate are shown in Figure 4.17 and Figure
4.18 respectively. For the XOR gate, minimum sizing was used for the pMOS and nMOS
transistors. The (W/L) ratio used for both, the pMOS and the nMOS transistors, was (1/1)
(i.e. (65 nm/65 nm)). The XOR gate was inverted to form the XNOR gate. Both, the XOR
and the XNOR, operate at a Vdd,limit of 100 mV. At 100 mV, the XOR gate operates at a
frequency of 37.6 KHz and dissipates 88.1 nW of power. At this voltage, the XNOR gate
operates at a frequency of 32 KHz and dissipates 106 nW of power.
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Figure 4.19: Frequency comparison between XOR and XNOR gates.
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Figure 4.20: Power comparison between XOR and XNOR gates.
A comparison between the frequency characteristics of the XOR and the XNOR gates
is shown in Figure 4.19. As can be seen from the graph, for the same supply voltage, the
XOR gate operates at a higher frequency than the XNOR gate. At 100 mV, the XOR gate
operates at a frequency of 37.6 KHz, whereas, the XNOR gate operates at a frequency
of 32 KHz. The frequency of the XNOR gate is approximately 1.18 times more than the
frequency of the XOR gate. Thus, the presence of the inverter in the XNOR gate reduces
the frequency of operation when compared to the XOR gate.
The power characteristics of the XOR and the XNOR gates are shown in Figure 4.20.
The graph shows that, for the same supply voltage, the XNOR gate dissipates more power
when compared to the XOR. At 100 mV, the XNOR gate dissipates 106 nW of power and
the XOR gate dissipates 88.1 nW of power. The XNOR gate dissipates 1.2 times more
power than the XOR gate. Thus, the presence of the inverter in the XNOR gate increases
its power dissipation considerably when compared to the XOR gate.
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Figure 4.21: D flip-flop frequency characteristics.
4.1.4 FLIP-FLOPS
This section explains the characteristics of the D-flip-flop and the D-multiplier flip-flop.
D flip-flop
The minimum supply voltage at which the D flip-flop operates is 200 mV. At this supply
voltage, the flip-flop has a power dissipation of 255 nW and a frequency of 0.5 MHz. The
set-up time, hold time and clock-to-q delay for the D flip-flop at 200 mV are 1.850 µs,
1.6733 µs and 0.183 µs respectively. The frequency and power characteristics of the D
flip-flop are shown in Figure 4.21 and Figure 4.22 respectively.
55
0 50 100 150 200 250 300 350 400
0
0.5
1
1.5
2
2.5
3
x 10−6
Vdd(mV)
Po
w
er
(W
)
Figure 4.22: D flip-flop power characteristics.
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Figure 4.23: D-multiplier flip-flop frequency characteristics.
D-multiplier flip-flop
In comparison, the D-multiplier flip-flop operates at a minimum voltage of 229 mV. At
this voltage the power dissipation of this flip-flop is 652 nW and the frequency of operation
is 117 KHz. At 229 mV, the set-up time, hold time and clock-to-q delay for the D-multiplier
flip-flop are 6.32 µs, 5.99 µs and 1.8 µs respectively. The frequency and power character-
istics of this flip flop are shown in Figure 4.23 and Figure 4.24 respectively.
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4.1.5 Multiple Input Gates
This section explains the design and characteristics of 2, 3 and 4-input NAND, NOR,
AND and OR gates.
NAND gates
This section describes the characteristics of 2, 3 and 4-input NAND gates. Inverter aspect
ratio of (5/1) was used as a reference for these gates.
Figure 4.25: 2-input NAND gate.
Figure 4.26: 3-input NAND gate.
A 2-input NAND gate is shown in Figure 4.25. The width of the pMOS used for this
gate is 10 (i.e. 650 nm). The 2-input NAND gate operates at a Vdd,limit of 124 mV. At
this voltage, the speed of the gate is 115 KHz and the power dissipation is 10.5 nW. Figure
4.26 shows a 3-input NAND gate. A pMOS width of 15 (i.e. 975 nm) was used to design
59
Figure 4.27: 4-input NAND gate.
this gate. This 3-input NAND gate operates at a Vdd,limit of 139 mV. At the Vdd,limit, the
gate operates at a frequency of 97 KHz with a power dissipation of 12.36 nW. A 4-input
NAND gate is shown in Figure 4.27. A pMOS width of 20 (i.e. 1350 nm) was used for
designing this gate. The Vdd,limit for the 4-input NAND gate is 156 mV. At this voltage
the gate dissipates 23.2 nW of power and operates at a frequency of 81.9 KHz. It should
be noted that the length of the pMOS used for all the three gates is 1, i.e. 65 nm. Also,
the width and the length used for sizing the nMOS transistors is 1, i.e. 65 nm. As can be
concluded from the results, increasing the number of inputs of a NAND gate increases its
minimum operating voltage, i.e. Vdd,limit. An increase in Vdd,limit of 17 mV is observed as
the number of inputs to the NAND gate are increased from 2 to 4.
A frequency comparison between the 2-input, the 3-input and the 4-input NAND gate is
shown in Figure 4.28. As can be seen from the graph, the frequency of operation decreases
as the number of inputs to the NAND gate increase. At 160mV, the frequency of operation
of the 2-input NAND gate is 148 KHz, the frequency of operation of the 3-input NAND
gate is 107 KHz and the frequency of operation of the 4-input NAND gate is 82.4 KHz.
Thus, at the same supply voltage, the 2 input NAND gate is 1.8 times faster than the 4 input
NAND gate.
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Figure 4.28: Frequency comparison between 2, 3 and 4-input NAND gates.
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A comparison between the power characteristics of the 2-input, 3-input and 4-input
NAND gate is shown in Figure 4.29. The graph shows that power dissipation in a NAND
gate increases with increase in the number of inputs. At 160 mV, a 2-input NAND gate
dissipates 16.5 nW of power, a 3-input NAND gate dissipates 23.2 nW of power and a
4-input NAND gate dissipates 25.5 nW of power. Thus, for the same supply voltage, the
power dissipation of a 4-input NAND gate is 1.54 times more than the power dissipation of
a 2-input NAND gate.
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Figure 4.29: Power comparison between 2, 3 and 4-input NAND gates.
NOR gates
This section discusses the characteristics of 2, 3 and 4-input NOR gates. Inverter aspect
ratio of (5/1) was used as a reference for these gates.
The 2-input NOR, 3-input and 4-input NOR gate are shown in Figure 4.30, Figure 4.31
and Figure 4.32 respectively. A (W/L) ratio of (5/1) (i.e. 375 nm/65 nm) was used for
sizing the pMOS transistors of these gates. For the 2-input NOR gate, a (W/L) ratio of
(2/1) (i.e. (130 nm/65 nm)) was used for the nMOS transistors. The nMOS transistors of
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Figure 4.30: 2-input NOR gate.
the 3-input NOR gate were sized at a (W/L) ratio of (3/1) (i.e. (195 nm/65 nm)) whereas the
4-input NOR gate nMOS transistors were sized at a (W/L) ratio of (4/1) (i.e. (260 nm/65
nm)). The 2-input NOR gate operates at a Vdd,limit of 108 mV. At this voltage, the speed of
the gate is 74.6 KHz and the power dissipation is 26.2 nW. The 3-input NOR gate operates
at a Vdd,limit of 124 mV. At the Vdd,limit, the gate operates at a frequency of 12.9 KHz with
a power dissipation of 41.98 nW. The Vdd,limit for the 4-input NOR gate is 137 mV. At this
voltage the gate dissipates 48.23 nW of power and operates at a frequency of 13.2 KHz. As
can be concluded from the results, increasing the number of inputs of a NOR gate increases
its minimum operating voltage, i.e. Vdd,limit. An increase in Vdd,limit of 29 mV is observed
as the number of inputs of the NOR gate are increased from 2 to 4.
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Figure 4.31: 3-input NOR gate.
Figure 4.32: 4-input NOR gate.
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Figure 4.33: Frequency comparison between 2, 3 and 4-input NOR gates.
Frequency characteristics of the 2-input, the 3-input and the 4-input NOR gate are
shown in Figure 4.33. As can be seen from the graph, the frequency of operation decreases
as the number of inputs to the NOR gate increase. At 140 mV, the frequency of operation
of the 2-input NOR gate is 94.8 KHz, the frequency of operation of the 3-input NOR gate
is 15.8 KHz and the frequency of operation of the 4-input NOR gate is 13.9 KHz. Thus, at
the same supply voltage, a 2 input NOR gate is faster by a factor of 7 than a 4-input NOR
gate.
A comparison between the power characteristics of the 2-input, 3-input and 4-input
NOR gate is shown in Figure 4.34. The graphs show that power dissipation in a NOR gate
increases with increase in the number of inputs. At 140 mV, a 2-input NOR gate dissipates
43.9 nW of power, a 3-input NOR gate dissipates 46.0 nW of power and a 4-input NOR
gate dissipates 49 nW of power. Thus, for the same supply voltage, the power dissipation
of a 4-input NOR gate is 1.15 times more than the power dissipation of a 2-input NOR gate.
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Figure 4.34: Power comparison between 2, 3 and 4-input NOR gates.
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AND gates
This section discusses the design and characteristics of 2, 3 and 4-input AND gates. The
2, 3 and 4-input NAND gates were inverted to form the 2, 3 and 4-input AND gates. The
inverter used was sized at a (W/L) ratio of (5/1) (i.e. (325 nm/65 nm)). The sizing of the
NAND gates was kept the same. The 2, 3 and 4-input AND gates are shown in Figure 4.35,
Figure 4.36 and Figure 4.37 respectively.
Figure 4.35: 2-input AND gate.
Figure 4.36: 3-input AND gate.
The 2-input AND gate operates at a Vdd,limit of 133 mV. At this voltage, the speed of
the gate is 109 KHz and the power dissipation is 67.88 nW. The 3-input AND gate operates
at a Vdd,limit of 149 mV. At the Vdd,limit, the gate operates at a frequency of 75.8 KHz with
a power dissipation of 86.77 nW. The Vdd,limit for the 4-input AND gate is 160 mV. At this
voltage the gate dissipates 121.1 nW of power and operates at a frequency of 69.9 KHz. As
can be concluded from the results, increasing the number of inputs of a AND gate increases
its minimum operating voltage, i.e. Vdd,limit. An increase in Vdd,limit of 28 mV is observed
as the number of inputs to the AND gate are increased from 2 to 4. When compared to the
NAND gates, for the same number of inputs, the AND gates operate at a higher Vdd,limit.
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Figure 4.37: 4-input AND gate.
A frequency comparison between the 2-input, the 3-input and the 4-input AND gate is
shown in Figure 4.38. As can be seen from the graph, the frequency of operation decreases
as the number of inputs to the AND gate increase. At 160 mV, the frequency of operation
of the 2-input AND gate is 118 KHz, the frequency of operation of the 3-input AND gate
is 77.6 KHz and the frequency of operation of the 4-input AND gate is 69.9 KHz. Thus, at
the same supply voltage, the 2-input AND gate is 1.68 times faster than the 4-input AND
gate.
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Figure 4.38: Frequency comparison between 2, 3 and 4-input AND gates.
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Figure 4.39: Power comparison between 2, 3 and 4-input AND gates.
The power characteristics of the 2-input, 3-input and 4-input AND gate are shown in
Figure 4.39. The graph shows that power dissipation in a AND gate increases with increase
in the number of inputs. At 160 mV, a 2-input AND gate dissipates 79.9 nW amounts of
power, a 3-input AND gate dissipates 91.9 nW amounts of power and a 4-input AND
gate dissipates 121 nW amounts of power. Thus, for the same supply voltage, the power
dissipation of a 4-input AND gate is 1.51 times more than the power dissipation of a 2-input
AND gate.
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OR gates
This section discusses the design and characteristics of 2, 3 and 4-input OR gates. The
2, 3 and 4-input NOR gates were inverted to form the 2, 3 and 4-input OR gates. The
inverter used was sized at a aspect ratio of (5/1). The size of the NOR gates was kept the
same. The 2, 3 and 4-input OR gates are shown in Figure 4.40, Figure 4.41 and Figure 4.42
respectively.
Figure 4.40: 2-input OR gate.
Figure 4.41: 3-input OR gate.
The 2-input OR gate operates at a Vdd,limit of 121 mV. At this voltage, the speed of the
gate is 38.2 KHz and the power dissipation is 83.2 nW. The 3-input OR gate operates at
a Vdd,limit of 135 mV. At the Vdd,limit, the gate operates at a frequency of 32.8 KHz with
a power dissipation of 89.3 nW. The Vdd,limit for the 4-input OR gate is 153 mV. At this
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Figure 4.42: 4-input OR gate.
voltage the gate dissipates 101 nW of power and operates at a frequency of 20.3 KHz. As
can be concluded from the results, increasing the number of inputs of a OR gate increases
its minimum operating voltage, i.e. Vdd,limit. An increase in Vdd,limit of 32 mV is observed
as the number of inputs of the OR gate are increased from 2 to 4. When compared to the
NOR gates, for the same number of inputs, the OR gates operate at a higher Vdd,limit.
Frequency characteristics of the 2-input, the 3-input and the 4-input OR gates are shown
in Figure 4.43. As can be seen from the graph, the frequency of operation decreases as the
number of inputs to the OR gate increase. At 160 mV, the frequency of operation of the 2-
input OR gate is 46.4 KHz, the frequency of operation of the 3-input OR gate is 46 Hz and
the frequency of operation of the 4-input OR gate is 29.3 KHz. Thus, at the same supply
voltage, a 2 input OR gate is faster by a factor of 1.33 when compared to the 4 input OR
gate.
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Figure 4.43: Frequency comparison between 2, 3 and 4-input OR gates.
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Figure 4.44: Power comparison between 2, 3 and 4-input OR gates.
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Power characteristics of the 2-input, 3-input and 4-input OR gate are shown in Figure
4.44. The graphs show that power dissipation in a OR gate increases with increase in the
number of inputs. At 160 mV, a 2-input OR gate dissipates 101 nW of power, a 3-input OR
gate dissipates 116 nW of power and a 4-input OR gate dissipates 136 nW of power. Thus,
for the same supply voltage, the power dissipation of a 4-input OR gate is 1.3 times more
than the power dissipation of a 2-input OR gate.
The results for multiple input NAND, AND, NOR and OR gates can be summarized as
follows:
• The Vdd,limit of any gate increases with the increase in the number of inputs.
• For the same supply voltage, the frequency of operation decreases with increase in
the number of inputs. Thus, stacking of transistors decreases the speed of operation.
• For the same supply voltage, power dissipated increases with increase in the number
of inputs. Thus, stacking of transistors increases power dissipation.
• For the same number of inputs, an AND gate operates at a higher Vdd,limit, its fre-
quency of operation is lower and its power dissipation is higher when compared to a
NAND gate. Similar characteristics can be observed when comparing the OR gate to
the NOR gate.
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4.1.6 AND-OR and AND-OR-INVERT Gates
This section explains the design and characteristics of AND-OR and AND-OR-Invert
gates.
AO21 and AOI21 gates
This section discusses the design and characteristics of the AND-OR-21 (AO21) and the
AND-OR-INVERT-21 (AOI21) gates. The difference between the AO21 and AOI21 gates
is the presence of an inverter in the AO21 gate. The AO21 and AOI21 gates are shown in
Figure 4.46 and Figure 4.45 respectively.
Figure 4.45: AOI21.
An inverter aspect ratio of (5/1) was used as a reference for sizing these gates. As can
be seen from Figure 4.45, the pMOS transistors of the AOI21 gate were sized at a (W/L)
ratio of (10/1) (i.e. (650 nm/65 nm)). The nMOS transistors for inputs A0 and A1 were
sized at a (W/L) ratio of (2/1) (i.e (130 nm/65 nm)) and the for the input B0 the (W/L) ratio
of the nMOS transistor used was (1/1) (i.e. (65 nm/65 nm)). The AOI21 gate was inverted
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Figure 4.46: AO21.
to form the AO21 gate. The inverter used in the AO21 gate was sized at an aspect ratio of
(5/1). The Vdd,limit for the AOI21 gate is 210 mV. At this voltage the gate dissipates 102
nW of power and operates at a frequency of 131.6 KHz. The Vdd,limit for the AO21 gate is
289 mV. At this voltage the gate dissipates 113.7 nW of power and operates at a frequency
of 46.1 KHz.
A comparison between the frequency characteristics of the AO21 and the AOI21 gates
is shown in Figure 4.47. As can be seen from the graph, for the same supply voltage, the
AOI21 gate operates at a higher frequency than the AO21 gate. At 290 mV, the AOI gate
operates at a frequency of 132 KHz, whereas, the AO21 gate operates at a frequency of
94.7 KHz. The frequency of the AOI21 gate is approximately 1.4 times more than the
frequency of the AO21 gate. Thus, the presence of the inverter in the AO21 gate reduces
its the frequency of operation when compared to the AOI21 gate.
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Figure 4.47: Frequency comparison between AO21 and AOI21 gates.
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Figure 4.48: Power comparison between AO21 and AOI21 gates.
The power characteristics of the AOI21 and AO21 gates are shown in Figure 4.48. The
graph shows that, for the same supply voltage, the AO21 gate dissipates more power when
compared to the AOI21 gate. At 290 mV, the AO21 gate dissipates 279nW of power and
the AOI21 gate dissipates 117 nW of power. The AO21 gate dissipates 2.3 times more
power than the AOI21 gate. Thus, the presence of the inverter in the AO21 gate increases
its power dissipation considerably when compared to the AOI21 gate.
AO22 and AOI22 gates
This section discusses the design and characteristics of the AND-OR-22 (AO22) and the
AND-OR-INVERT-22 (AOI22) gates. The difference between the AO22 and AOI22 gates
is the presence of an inverter in the AO22 gate. The AO22 and AOI22 gates are shown in
Figure 4.49 and Figure 4.50 respectively.
An inverter aspect ratio of (5/1) was used as a reference for sizing these gates. As can
be seen from Figure 4.50, the pMOS transistors of the AOI22 gate were sized at a (W/L)
ratio of (10/1) (i.e. (650 nm/65 nm)). The nMOS transistors for this gate were sized at a
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Figure 4.49: AO22.
(W/L) ratio of (2/1) (i.e. (130 nm/65 nm)). The AOI22 gate was inverted to form the AO22
gate. The inverter used in the AO22 gate was sized at an aspect ratio of (5/1). The Vdd,limit
for the AOI22 gate is 210 mV. At this voltage the gate dissipates 42.7 nW of power and
operates at a frequency of 38.3 KHz. The Vdd,limit for the AO22 gate is 218 mV. At this
voltage, the gate dissipates 104.7 nW of power and operates at a frequency of 37.7 KHz.
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Figure 4.50: AOI22.
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Figure 4.51: Frequency comparison between AO22 and AOI22 gates.
The frequency characteristics of the AO22 and the AOI22 gates are shown in Figure
4.51. As can be seen from the graph, for the same supply voltage, the AOI22 gate oper-
ates at a higher frequency than the AO22 gate. At 220 mV, the AOI22 gate operates at
a frequency of 39.5 KHz, whereas, the AO22 gate operates at a frequency of 37.9 KHz.
The presence of the inverter in the AO22 gate reduces the frequency of operation when
compared to the AOI22 gate.
A comparison between the power characteristics of the AOI22 and AO22 gates is shown
in Figure 4.52. The graph shows that, for the same supply voltage, the AO22 gate dissipates
more power when compared to the AOI22. At 220 mV, the AO21 gate dissipates 105 nW
of power and the AOI21 gate dissipates 44.8 nW of power. The AO22 gate dissipates ap-
proximately 2.3 times more power than the AOI22 gate. The increase in power dissipation
in the AO22 gate, when compared to the AOI22 gate, is due to the presence of the inverter
in the AO22 gate.
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Figure 4.52: Power comparison between AO22 and AOI22 gates.
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AO32 and AOI32 gates
Design and characteristics of the AND-OR-32 (AO32) and the AND-OR-INVERT-32
(AOI32) gates are discussed in this section. The difference between the AO32 and AOI32
gates is the presence of an inverter in the AO32 gate. The AO32 and AOI32 gates are shown
in Figure 4.53 and Figure 4.54 respectively.
Figure 4.53: AO32.
An inverter aspect ratio of (5/1) was used as a reference for sizing these gates. As can
be seen from Figure 4.54, the pMOS transistors of the AOI32 gate were sized at a (W/L)
ratio of (10/1) (i.e. (650 nm/65 nm)), the 2 series nMOS transistors for this gate were sized
at a (W/L) ratio of (2/1) (i.e. (130 nm/65 nm)) and the 3 series nMOS transistors were sized
at a (W/L) ratio of (3/1) (i.e. (195 nm/65 nm)). The AOI32 gate was inverted to form the
AO32 gate. The inverter used in the AO32 gate was sized at an aspect ratio of (5/1). The
Vdd,limit for the AOI32 gate is 227 mV. At this voltage the gate dissipates 38.6 nW of power
and operates at a frequency of 108 KHz. The Vdd,limit for the AO32 gate is 235 mV. At this
voltage, the gate dissipates 114 nW of power and operates at a frequency of 80.1 KHz.
A comparison between the frequency characteristics of the AO32 and the AOI32 gates
are shown in Figure 4.55. As can be seen from the graph, for the same supply voltage,
the AOI32 gate operates at a higher frequency than the AO22 gate. At 240 mV, the AOI32
gate operates at a frequency of 112 KHz, whereas, the AO32 gate operates at a frequency of
84.1 KHz. The presence of the inverter in the AO32 gate reduces the frequency of operation
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Figure 4.54: AOI32.
when compared to the AOI32 gate.
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Figure 4.55: Frequency comparison between AO32 and AOI32 gates.
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Figure 4.56: Power comparison between AO32 and AOI32 gates.
The power characteristics of the AOI32 and AO32 gates are shown in Figure 4.56. The
graph shows that, for the same supply voltage, the AO32 gate dissipates more power when
compared to the AOI32. At 240 mV, the AO32 gate dissipates 120 nW of power and the
AOI32 gate dissipates 47.7 nW of power. The AO32 gate dissipates 2.5 times more power
than the AOI32 gate. Thus, the presence of the inverter in the AO32 gate increases its
power dissipation considerably when compared to the AOI32 gate.
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AO221 and AOI221 gates
This section discusses the design and characteristics of the AND-OR-221 (AO221) and
the AND-OR-INVERT-221 (AOI221) gates. The difference between the AO221 and AOI221
gates is the presence of an inverter in the AO221 gate. The AO221 and AOI221 gates are
shown in Figure 4.57 and Figure 4.58 respectively.
Figure 4.57: AO221.
An inverter aspect ratio of (5/1) was used as a reference for sizing these gates. As can
be seen from Figure 4.58, the pMOS transistors of the AOI221 gate were sized at a (W/L)
ratio of (15/1) (i.e. (975 nm/65 nm)). The nMOS transistors for inputs A0 and A1 and
inputs B0 and B1 were sized at a (W/L) ratio of (2/1) (i.e. (130 nm/65 nm)) and the for
the input C0 the (W/L) ratio of the nMOS transistor used was (1/1) (i.e. (65 nm/65 nm)).
The AOI221 gate was inverted to form the AO221 gate. The inverter used in the AO221
gate was sized at an aspect ratio of (5/1). The Vdd,limit for the AOI221 gate is 289 mV. At
this voltage the gate dissipates 284 nW of power and operates at a frequency of 153.3 KHz.
The Vdd,limit for the AO221 gate is 300 mV. At this voltage the gate dissipates 394 nW of
power and operates at a frequency of 80.8 KHz.
A comparison between the frequency characteristics of the AO221 and the AOI221
gates is shown in Figure 4.59. As can be seen from the graph, for the same supply voltage,
the AOI221 gate operates at a higher frequency than the AO221 gate. At 300 mV, the
AOI221 gate operates at a frequency of 167 KHz, whereas, the AO221 gate operates at a
frequency of 80.8 KHz. The frequency of the AOI21 gate is approximately 2 times more
than the frequency of the AO221 gate. Thus, the presence of the inverter in the AO221 gate
reduces the frequency of operation when compared to the AOI221 gate.
88
Figure 4.58: AOI221.
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Figure 4.59: Frequency comparison between AO221 and AOI221 gates.
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Figure 4.60: Power comparison between AO221 and AOI221 gates.
The power characteristics of the AOI221 and AO221 gates are shown in Figure 4.60.
The graph shows that, for the same supply voltage, the AO221 gate dissipates more power
when compared to the AOI221. At 300 mV, the AO221 gate dissipates 394 nW of power
and the AOI21 gate dissipates 314 nW of power. The AO221 gate dissipates approximately
1.3 times more power than the AOI221 gate. Thus, the presence of the inverter in the
AO221 gate increases its power dissipation considerably when compared to the AOI221
gate.
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AO321 and AOI321 gates
Design and characteristics of the AND-OR-321 (AO32) and the AND-OR-INVERT-321
(AOI32) gates are discussed in this section. The difference between the AO321 and AOI321
gates is the presence of an inverter in the AO321 gate. The AO321 and AOI321 gates are
shown in Figure 4.61 and Figure 4.62 respectively.
Figure 4.61: AO321.
An inverter aspect ratio of (5/1) was used as a reference for sizing these gates. As can
be seen from Figure 4.54, the pMOS transistors of the AOI321 gate were sized at a (W/L)
ratio of (15/1) (i.e. (975 nm/65 nm)), the nMOS transistor for input C0 was sized at a (W/L)
ratio of (1/1) (i.e. (65 nm/65 nm)) , the 2 series nMOS transistors were sized at a (W/L)
ratio of (2/1) (i.e. (130 nm/65 nm)) and the 3 series nMOS transistors were sized at a (W/L)
ratio of 3/1 (i.e. (195 nm/65 nm)). The AOI321 gate was inverted to form the AO321 gate.
The inverter used in the AO321 gate was sized at an aspect ratio of (5/1). The Vdd,limit
for the AOI321 gate is 278 mV. At this voltage the gate dissipates 111 nW of power and
operates at a frequency of 297 KHz. The Vdd,limit for the AO321 gate is 290 mV. At this
voltage, the gate dissipates 284 nW of power and operates at a frequency of 218 KHz.
A comparison between the frequency characteristics of the AO321 and the AOI321
gates is shown in Figure 4.63. As can be seen from the graph, for the same supply voltage,
the AOI321 gate operates at a higher frequency than the AO221 gate. At 290 mV, the
AOI321 gate operates at a frequency of 312 KHz, whereas, the AO321 gate operates at a
frequency of 218 KHz. The frequency of the AOI21 gate is approximately 1.4 times more
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Figure 4.62: AOI321.
than the frequency of the AO221 gate. The presence of the inverter in the AO321 gate
reduces the frequency of operation when compared to the AOI321 gate.
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Figure 4.63: Frequency comparison between AO321 and AOI321 gates.
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Figure 4.64: Power comparison between AO321 and AOI321 gates.
The power characteristics of the AOI321 and AO321 gates are shown in Figure 4.64.
The graph shows that, for the same supply voltage, the AO321 gate dissipates more power
when compared to the AOI321. At 300 mV, the AO321 gate dissipates 284 nW of power
and the AOI321 gate dissipates 125 nW of power. The AO321 gate dissipates 2.2 times
more power than the AOI321 gate. Thus, the presence of the inverter in the AO321 gate
increases its power dissipation considerably when compared to the AOI321 gate.
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4.1.7 OR-AND and OR-AND-INVERT Gates
This section explains the design and characteristics of the OR-AND and OR-AND-Invert
gates.
OA21 and OAI21 gates
This section discusses the design and characteristics of the OR-AND-21 (OA21) and the
OR-AND-INVERT-21 (OAI21) gates. The difference between the OA21 and OAI21 gates
is the presence of an inverter in the OA21 gate. The OA21 and OAI21 gates are shown in
Figure 4.65 and Figure 4.65 respectively.
Figure 4.65: OA21.
An inverter aspect ratio of (5/1) was used as a reference for sizing these gates. As can
be seen from Figure 4.66, the 2 pMOS series transistors of the OAI21 gate were sized at
a (W/L) ratio of (10/1) (i.e. (650 nm/65 nm)) and the pMOS transistor connected to input
B0 was sized at a (W/L) ratio of (5/1) (i.e. (375 nm/65 nm)). The nMOS transistors were
sized at a (W/L) ratio of (2/1) (i.e. (130 nm/65 nm)). The OAI21 gate was inverted to form
the OA21 gate. The inverter used in the OA21 gate was sized at an aspect ratio of (5/1).
The Vdd,limit for the OAI21 gate is 210 mV. At this voltage the gate dissipates 89.97 nW
of power and operates at a frequency of 47.4 KHz. The Vdd,limit for the OA21 gate is 219
mV. At this voltage the gate dissipates 31.10 nW of power and operates at a frequency of
42 KHz.
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Figure 4.66: OAI21.
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Figure 4.67: Frequency comparison between OA21 and OAI21 gates.
A comparison between the frequency characteristics of the OA21 and the OAI21 gates
is shown in Figure 4.67. As can be seen from the graph, for the same supply voltage, the
OAI21 gate operates at a higher frequency than the OA21 gate. At 220 mV, the OAI gate
operates at a frequency of 49.9 KHz, whereas, the OA21 gate operates at a frequency of
52.2 KHz. The frequency of the OAI21 gate is approximately 1.1 times more than the
frequency of the OA21 gate. Thus, the presence of the inverter in the OA21 gate reduces
its frequency of operation when compared to the OAI21 gate.
The power characteristics of the OAI21 and OA21 gates are shown in Figure 4.68. The
graph shows that, for the same supply voltage, the OA21 gate dissipates more power when
compared to the OAI21. At 220 mV, the OA21 gate dissipates 90 nW of power and the
OAI21 gate dissipates 36.6 nW of power. The OA21 gate dissipates 2.44 times more power
than the OAI21 gate. Thus, the presence of the inverter in the OA21 gate increases its
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Figure 4.68: Power comparison between OA21 and OAI21 gates.
power dissipation considerably when compared to the OAI21 gate.
98
OA32 and OAI32 gates
This section discusses the design and characteristics of the OR-AND-21 (OA32) and the
OR-AND-INVERT-32 (OAI32) gates. The difference between the OA32 and OAI32 gates
is the presence of an inverter in the OA32 gate. The OA32 and OAI32 gates are shown in
Figure 4.69 and Figure 4.69 respectively.
Figure 4.69: OA32.
An inverter aspect ratio of (5/1) was used as a reference for sizing these gates. As can
be seen from Figure 4.70, the 2 pMOS series transistors of the OAI32 gate were sized at a
(W/L) ratio of (10/1) (i.e. (650 nm/65 nm)) and the 3 pMOS series transistors were sized
at a (W/L) ratio of (15/1) (i.e. (1025 nm/65 nm)). The nMOS transistors were sized at a
(W/L) ratio of (2/1) (i.e. (130nm/65nm)). The OAI32 gate was inverted to form the OA32
gate. The inverter used in the OA32 gate was sized at an aspect ratio of (5/1). The Vdd,limit
for the OAI32 gate is 220 mV. At this voltage the gate dissipates 35.3 nW of power and
operates at a frequency of 66.4 KHz. The Vdd,limit for the OA32 gate is 255 mV. At this
voltage the gate dissipates 165 nW of power and operates at a frequency of 37.4 KHz.
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Figure 4.70: OAI32.
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Figure 4.71: Frequency comparison between OA32 and OAI32 gates.
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The frequency characteristics of the OA32 and the OAI32 gates is shown in Figure 4.71.
As can be seen from the graph, for the same supply voltage, the OAI32 gate operates at a
higher frequency than the OA32 gate. At 260 mV, the OAI32 gate operates at a frequency
of 51 KHz, whereas, the OA32 gate operates at a frequency of 38.7 KHz. The frequency
of the OAI32 gate is approximately 1.32 times more than the frequency of the OA32 gate.
Thus, the presence of the inverter in the OA32 gate reduces its frequency of operation when
compared to the OAI32 gate.
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Figure 4.72: Power comparison between OA32 and OAI32 gates.
The power characteristics of the OAI32 and OA32 gates are shown in Figure 4.72. The
graph shows that, for the same supply voltage, the OA21 gate dissipates more power when
compared to the OAI32. At 260 mV, the OA32 gate dissipates 185 nW of power and the
OAI32 gate dissipates 60 nW of power. The OA32 gate dissipates approximately 3 times
more power than the OAI32 gate. Thus, the presence of the inverter in the OA32 gate
increases its power dissipation considerably when compared to the OAI32 gate.
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4.1.8 NOR0211
This section explains the design and characteristics for the NOR0211 gate.
Figure 4.73: NOR0211.
The circuit diagram for the NOR0211 gate is shown in Figure 4.73. As can be seen
from the figure, the NOR0211 gate is a 2-input NAND gate with one of its inputs inverted.
A (W/L) ratio of (10/1) (i.e. (650 nm/65 nm)) was used for sizing the pMOS transistors of
the NAND gate. The nMOS transistors of the NAND gate were sized at a (W/L) ratio of
(1/1) (i.e. (65 nm/65 nm)). The input A1 was applied to an inverter sized at an aspect ratio
of (5/1). The NOR0211 operates at a Vdd,limit of 260 mV. At this voltage the frequency of
operation of the gate is 98.4 KHz and it dissipates 0.102 nW of power.
The frequency characteristics for the NOR0211 gate are shown in the Figure 4.74. As
can be seen from the graph, the frequency of the NOR0211 gate increases as the power
supply is increased from 260 mV to 400 mV. The frequency of the gate at 400 mV, increases
by a factor of 2.32 when compared to the frequency of the gate at 260 mV.
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Figure 4.74: NOR0211 frequency characteristics.
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Figure 4.75: NOR0211 power characteristics.
The power characteristics for the NOR0211 gate are shown in the Figure 4.75. As can
be seen from the graph, the power of the NOR0211 gate increases as the power supply is
increased from 260 mV to 400 mV. The power of the gate at 400 mV, increases by a factor
of 3.08 when compared to the power of the gate at 260 mV.
105
4.1.9 Summary of Standard Cell Library
The results for all the combinational circuits can be best summarized by Table 4.1. The
Vddlimit represents the minimum supply voltage at which the circuit can operate. The con-
tamination delay and propagation delay of the gates, measured at the Vddlimit, are stated in
the table. The propagation delay stated in Table 4.1 is the sum of the high-to-low propaga-
tion delay, tpHL, and the low-to-high propagation delay, tpLH .
The characteristics of the sequential circuits of the standard cell library are shown in
Table 4.2. The Vddlimit represents the minimum supply voltage at which the circuit can
operate. The clock-to-q delay, setup time and hold time of the sequential circuits, measured
at the Vddlimit, are stated in the table.
Table 4.3 lists the frequency, power and delay comparison for all the standard cell li-
brary gates. AO221 has the highest Vddlimit of 300 mV. The frequency of operation and
power mentioned in the table are for a voltage of 300 mV. The values of high-to-low prop-
agation delay, tpHL, low-to-high propagation delay, tpLH , and contamination delay are also
stated at 300 mV. The following equation was used to calculate the frequency of operation
of a standard cell:
Frequency =
1
tpHL + tpLH
(4.1)
where tpHL is the high-to-low propagation delay and tpLH is the low-to-high propagation
delay.
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Table 4.1: Standard cell library characteristics: combinational circuits.
Cell Vddlimit Propagation delay Contamination delay
@ Vddlimit @ Vddlimit
INVERTER 60 mV 29.76 µs 0.00067 µs
NAND2 124 mV 6.76 µs 0.0092 µs
NAND3 139 mV 9.35 µs 0.0131 µs
NAND4 156 mV 12.1 µs 0.0194 µs
AND2 133 mV 8.4 µs 0.0102 µs
AND3 149 mV 12.9 µs 0.0206 µs
AND4 160 mV 14.3 µs 0.0243 µs
NOR2 108 mV 7.5 µs 0.0127 µs
NOR3 124 mV 11.3 µs 0.0196 µs
NOR4 137 mV 13.9 µs 0.022 µs
OR2 121 mV 8.16 µs 0.0216 µs
OR3 135 mV 13.7 µs 0.0217 µs
OR4 153 mV 16.3 µs 0.0341 µs
AO21 289 mV 10.6 µs 0.0114 µs
AO22 218 mV 26.4 µs 0.0475 µs
AO32 235 mV 11.9 µs 0.0214 µs
AO221 300 mV 12.4 µs 0.021 µs
AO321 290 mV 4.6 µs 0.069 µs
AOI21 210 mV 7.57 µs 0.0137 µs
AOI22 210 mV 25.3 µs 0.0355 µs
AOI32 227 mV 8.96 µs 0.0134 µs
AOI221 289 mV 5.98 µs 0.0837 µs
AOI321 278 mV 3.2 µs 0.0384 µs
OA21 219 mV 20.01 µs 0.0276 µs
OA32 255 mV 19.2 µs 0.03367 µs
OAI21 210 mV 25.9 µs 0.02112 µs
OAI32 220 mV 19.6 µs 0.0226 µs
NOR0211 260 mV 10.2 µs 0.0154 µs
XOR 100 mV 21.3 µs 0.0145 µs
XNOR 100 mV 26.67 µs 0.0159 µs
Table 4.2: Standard cell library characteristics: sequential circuits.
Cell Vddlimit Clock-to-q delay Setup time Hold time
@ Vddlimit @ Vddlimit @ Vddlimit
D flip-flop 200 mV 0.183 µs 1.850 µs 1.6733 µs
D-multiplier flip-flop 229 mV 1.8 µs 6.32 µs 5.99 µs
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Table 4.3: Frequency, power and delay comparison between standard cell library elements
at 300 mV.
Cell Frequency Power tpLH tpHL Contamination delay
@ 300mV @ 300mV @ 300mV @ 300mV @ 300 mV
INVERTER 1.63 MHz 0.316 nW 0.302 µs 0.311 µs 0.00017µs
NAND2 338 KHz 42.8 nW 1.50 µs 1.458 µs 0.0029 µs
NAND3 172 KHz 48.8 nW 2.87 µs 2.94 µs 0.0034 µs
NAND4 139 KHz 57.2 nW 3.49 µs 3.7 µs 0.0061 µs
AND2 172 KHz 155 nW 2.89 µs 2.92 µs 0.0033 µs
AND3 127 KHz 184 nW 3.9 µs 3.97 µs 0.0047 µs
AND4 120 KHz 235 nW 4.11 µs 4.22 µs 0.0051 µs
NOR2 764 KHz 243 nW 0.68 µs 0.62 µs 0.0062 µs
NOR3 204 KHz 306 nW 2.5 µs 2.4 µs 0.0067 µs
NOR4 173 KHz 330 nW 2.92 µs 2.86 µs 0.0079 µs
OR2 806 KHz 224 nW 1.14 µs 1.10 µs 0.0069 µs
OR3 116 KHz 256 nW 4.32 µs 4.3 µs 0.0081 µs
OR4 88.7 KHz 286 nW 5.9 µs 5.3 µs 0.0093 µs
AO21 102 KHz 306 nW 4.8 µs 5 µs 0.0055 µs
AO22 85.5 KHz 237 nW 5.3 µs 5.8 µs 0.0067 µs
AO32 138 KHz 213 nW 3.44 µs 3.8 µs 0.0054 µs
AO221 80.8 KHz 394 nW 6.05 µs 6.18 µs 0.0071 µs
AO321 218 KHz 311 nW 2.25 µs 2.33 µs 0.0084 µs
AOI21 143 KHz 129 nW 3.33 µs 3.63 µs 0.0045 µs
AOI22 98.1 KHz 102 nW 5.09 µs 5.1 µs 0.0053 µs
AOI32 161 KHz 125 nW 3.02 µs 3.19 µs 0.0078 µs
AOI221 167 KHz 314 nW 5.55 µs 5.43 µs 0.0064 µs
AOI321 312 KHz 138 nW 1.52 µs 1.68 µs 0.0092 µs
OA21 99.4 KHz 204 nW 5.1 µs 4.906 µs 0.0042 µs
OA32 61.7 KHz 217 nW 8.2 µs 8 µs 0.0051 µs
OAI21 117 KHz 83.7 nW 4.31 µs 4.23 µs 0.0053 µs
OAI32 140 KHz 89.8 nW 3.58 µs 3.56 µs 0.0059 µs
NOR0211 98.4 KHz 0.102 nW 2.26 µs 2.23 µs 0.0088µs
XOR 46.9 KHz 213 nW 1.12 µs 1.08 µs 0.0016µs
XNOR 37.5 KHz 314 nW 1.39 µs 1.32 µs 0.0021 µs
D flip-flop 798 KHz 914 nW 0.64 µs 0.61 µs 0.0083µs
D-multiplier flip-flop 128 KHz 1280 nW 3.93 µs 3.85 µs 0.0088 µs
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4.1.10 Process variation
Subthreshold systems are sensitive to process variations. While designing subthresh-
old circuits these process variations should be accounted and a technique to control these
variations should be implemented. For the IBM 65nm technology file used, the process
variations for a particular corner are defined by the parameter σ. The inverter power char-
acteristic for the positive values of σ is shown in Figure 4.76 and for the negative values of
σ is shown in Figure 4.77. An increase in the inverter power is observed for constant Vdd as
the value of sigma becomes more positive. For example, at 300 mV the power for a value
of σ of -3 is 9.92e-13 while the power at a σ value of 3 is 2.07e-6 almost 2.08e-6 times
more. This substantial increase in power is due to an increase in current as the transistor
width increases and channel length reduces for a more positive σ value.
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Figure 4.76: Inverter power for positive sigma values.
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Figure 4.77: Inverter power for negative sigma values.
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As can be observed from Figure 4.78 and Figure 4.79, the frequency too increases with
an increase in σ value. For 300 mV, the increase in frequency at σ value 3 is 1.36e6 times
the frequency at sigma value -3. As the sigma value becomes more positive, the series
resistance and capacitance of the transistor reduce, resulting in an increase in the frequency
value for constant Vdd.
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Figure 4.78: Inverter frequency for positive sigma values.
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Figure 4.79: INVERTER frequency for negative sigma values.
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4.2 Performance Evaluation of Multiplier
This section explains the functionality of the multiplier and discusses the effectiveness of
the subthreshold implementation of the multiplier in increasing resistance to power analysis
attacks.
4.2.1 Functionality
The functionality of the multiplier can be best explained by comparing the output ob-
tained from the spice file with a MATLAB program. Figure 4.80 and Figure 4.81 represent
the output of the subthreshold and superthreshold multiplier respectively.
Figure 4.80: Subthreshold DLGMp output.
The MATLAB program for the multiplier and its output are given below.
*****PROGRAM******\\
Finding minimum polynomial of GF(2,7)
m = 7;
A = gf(2,m);
pl = minpol(A);
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Figure 4.81: Superthreshold DLGMp output.
p = 2; m = 7;
a = [0 0 0 0 1 1 1]; b = [0 0 0 0 0 0 1];
notsimple = gfconv(a,b,p)% a times b, using
%high powers of alpha
simple = gftuple(notsimple,m,p)%Highest exp. of alpha is m-1
*****OUTPUT******
A = GF(2ˆ7) array.
Primitive polynomial = Dˆ7+Dˆ3+1 (137 decimal)
Array elements =
2
pl = GF(2) array.
Array elements =
1 0 0 0 1 0 0 1
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notsimple =
0 0 0 0 0 0 0 0 0 0 1 1 1
simple =
1 1 0 0 0 1 1
The “notsimple” output in the program represents the multiplication output in binary
and the simple output in the program represents the polynomial multiplication output. The
functionality of the multiplier can be easily verified from Figure 4.80, Figure 4.81 and the
“simple” output of the MATLAB program.
4.2.2 Effectiveness of the subthreshold operation against power anal-
ysis attacks
A simple power analysis example is shown in Figure 4.82. The graphs in the figure rep-
resent the supply current trace of the superthreshold multiplier. The lower graph represents
the supply current for an input of 0000011 and the upper graph represents the supply cur-
rent for the input 111111 applied. A change in the current trace is clearly visible for the
change in input. Thus an attacker can easily find a correlation between the change in the
supply current to the input applied.
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Figure 4.82: Simple power analysis.
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In a differential power analysis the attacker observes thousands of such current(power)
traces and using sophisticated statistical methods to find a correlation between the operation
performed and the current (power) trace. The supply current graphs for the subthreshold
and superthreshold multipliers for 1000 random input combinations are shown in Figure
4.83 and Figure 4.84 respectively.
Figure 4.83: Current traces for 1000 random input combinations at Vdd = 0.3V .
As can be observed from the figures, the supply current of the subthreshold multiplier
is 33 times less than that of the superthreshold multiplier. At such low current values, the
attacker might need infinitely large current traces to perform the differential power analysis.
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Figure 4.84: Current traces for 1000 random input combinations at Vdd = 1.2V .
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A 7 bit prototype DLGMp multiplier was designed and simulated for analysis. The
multiplier operates at a Vddlimit of 267 mV. At this voltage the power consumption of the
multiplier is 4.554 µW and speed of the multiplier is 65.1 KHz. In comparison, at 1.2
V, i.e. in the superthreshold region, this multiplier operates at a speed of 330 MHz and
power consumption of 4.005 mW. Thus, a power saving of is observed for the subthreshold
multiplier at the cost of reduction in speed.
Figure 4.85: Subthreshold and superthreshold multiplier power trace comparison.
The power graphs for the subthreshold and superthreshold multipliers are shown in Fig-
ure 4.85. As can be seen from the graph the subthreshold power is very low as compared
to the superthreshold case (the graph almost touches the x-axis). At such low power levels
it becomes increasingly difficult for the attacker to mount a power analysis attack. Since
the attacker does not know that the system is implemented in subthreshold, he might mis-
interpret such low signal levels as noise. The SNR for the multiplier in subthreshold and
superthreshold was calculated. The SNR reduces considerably from 200dB in superthresh-
old to about 40dB in subthreshold.
For the multiplier operating in the subthreshold region, the signal magnitude becomes
comparable to noise. At such low magnitudes it is very difficult for an attacker to correlate
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the outputs of the multiplier to the change in inputs. Thus, by operating cryptographic
systems at subthreshold, the difficulty in mounting DPA attacks against them is greatly
increased.
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Chapter 5
Conclusions and Future Work
5.1 Conclusions
In this thesis, a 7 bit prototype DLGMp multiplier is implemented in subthreshold and
superthreshold regions of operation. In subthreshold, the multiplier operates at a mini-
mum supply voltage of 267 mV. At this voltage the power consumption of the multiplier is
4.554 µW and speed of the multiplier is 65.1 KHz. In comparison, at 1.2 V, i.e. in the su-
perthreshold region, this multiplier operates at a speed of 330 MHz and power consumption
of 4.005 mW. Thus, a significant amount of power saving is observed for the subthreshold
multiplier at the cost of reduction in speed. The supply current for subthreshold multiplier
is almost negligible when compared to the supply current of the superthreshold multiplier.
Also the SNR for the subthreshold multiplier is 40 dB as compared to 200 dB for the su-
perthreshold case. Thus, by operating the multiplier in subthreshold, the signal magnitude
becomes comparable to noise. At such low magnitudes the correlation between the outputs
of the multiplier to the change in inputs is greatly reduced. Thus, cryptographic systems at
subthreshold increase the difficulty in mounting DPA attacks against them.
This research also outlines a basic methodology for design of standard cells in sub-
threshold. The design of these cells is a compromise between sizing, energy and frequency
of operation. The minimum energy point decreases as the aspect ratio is increased but this
also reduces the frequency of operation. The lowest minimum energy point is observed
for an aspect ratio of (9/1) for the inverter. However such a large sizing is not suitable for
circuits which use the inverter as their reference. Therefore for the standard cells designed
we have used a sizing of (5/1) to achieve minimum energy and integral performance. For
a given aspect ratio, the minimum energy point decreases as the transistor activity factor
increases. This is expected because as α increases, the circuit is being utilized more and
there is an increase in the dynamic energy at the cost of leakage energy. For high switching
activity circuits it is more feasible to operate at the minimum energy point compared to low
switching activity circuits. The minimum energy point shifts to a higher level with stacking
of transistors as seen in NAND and NOR gates. Therefore stacking of transistors should
121
be minimal in subthreshold. Subthreshold circuits are considerably affected by process
variations and these variations should be considered while designing these circuits.
5.2 Future Work
The prototype multiplier implemented in this work proves that subthreshold circuits can
be used to increase resistance against power analysis attacks. This proof of concept can
be extended to a standard 163 bit multiplier approved by the NIST. Further, a full chip
implementation of a complete ECC system should be produced to take advantage of the key
points of this thesis. Subthreshold circuits could be used with other DPA countermeasures
to strengthen the resistance against power attacks. The ultimate goal should be to provide a
cryptographic system immune to power attacks. Subthreshold circuits are highly sensitive
to process variations. Therefore, new design techniques are needed to subside the effects
of process variations. Body biasing could be one such technique that can be implemented
to increase the robustness of the subthreshold system.
122
Bibliography
[1] Havard Pedersen Alstad and Snorre Aunet. Improving circuit security against power
analysis attacks with subthreshold operation. In Design and Diagnostics of Electronic,
Circuits and Systems, pages 1–2, 2008.
[2] William C Barker. Recommendation for Triple Data Encryption Algorithm. National
Institute of Standards and Technology, NIST Special Publication 800-67, May 2008.
[3] Brent Bero and Jabulani Nyathi. Bulk CMOS device optimization for high-speed and
ultra-low power operations. In Midwest Symposium on Circuits and Systems, pages
221–225. IEEE, August 2006.
[4] David Blaauw and Bo Zhai. Energy efficient design for subthreshold supply voltage
operation. In IEEE International Symposium on Circuits and Systems, pages 29–32.
IEEE, April 2006.
[5] Benton H. Calhoun and Anantha Chandrakasan. Characterizing and modeling mini-
mum energy operation for subthreshold circuits. In International Symposium on Low
Power Electronics and Design, pages 90–95, 2004.
[6] Benton H. Calhoun, Alice Wang, and Anantha Chandrakasan. Modeling and sizing
for minimum energy operation in subthreshold circuits. IEEE Journal of Solid-State
Circuits, 40(9):1778–1786, September 2005.
[7] Saurav Chakraborty, Abhijit Mallik, and Chandan Kumar Sarkar. Subthresh-
old performance of dual-material gate CMOS devices and circuits for ultra-low
power analog/mixed-signal applications. IEEE Transactions on Electron Devices,
55(3):827–832, March 2008.
[8] Jinhui Chen, Lawrence T. Clark, and Tai-Hua Chen. An ultra-low-power memory
with a subthreshold power supply voltage. IEEE Journal of Solid-State Circuits,
41(10):2344–2353, October 2006.
123
[9] Joan Daemen and Vincent Rijmen. The Design of Rijndael: The Wide Trail Strategy
Explained. Springer, 2001.
[10] V.K. De and J.D. Meindl. An analytical threshold voltage and subthreshold current
model for short-channel MESFETs. IEEE Journal of Solid-State circuits, 28(2):169–
172, February 1993.
[11] Whitfield Diffie and Martin E. Hellman. New directions in cryptography. IEEE Trans-
actions on Information Theory, IT-22(6):644–654, November 1976.
[12] Aaron V. Do, Chirn Chye Boon, Manh Anh, Kiat Seng Yeo, and Alper Cabuk. A
subthreshold low-noise amplifier optimized for ultra-low-power applications in the
ISM band. IEEE Transactions on Microwave Theory and Techniques, 56(2):286–292,
February 2008.
[13] IEEE P1363 Working Group for Standards in Public Key Cryptography. IEEE 1363a-
2004 Standard Specifications for Public-Key Cryptography - Amendment 1:Addi-
tional Techniques. Institute of Electrical and Electronic Engineers, Inc., 2004.
[14] J.E. Franca and Y.P. Tsividis. Design of Analog-Digital VLSI circuits for Telecommu-
nication and Signal Processing. Prentice-Hall, 1994.
[15] G. Giustolisi, G. Palumbo, M. Criscione, and F. Cutri. A low-voltage low-power
voltage reference based on subthreshold MOSFETs. IEEE Journal of Solid-State
Circuits, 38(1):151–154, January 2003.
[16] Syed Imtiaz Halder and Leyla Nazhandali. Utilizing sub-threshold technology for
the creation of secure circuits. In International Symposium on Circuits and Systems,
pages 3182–3185. IEEE, May 2008.
[17] Hanson, Bo Zhai, Mingoo Seok, Brian Cline, Kevin Zhou, Meghna Singhal, Michael
Minuth, Javin Olson, Leyla Nazhandali, Todd Austin, Dennis Sylvester, and David
Blaauw. Exploring variability and performance in a sub-200-mv processor. IEEE
Journal of Solid-State Circuits, 43(4):881–891, April 2008.
[18] S. Hanson, Mingoo Seok, D. Sylvester, and D. Blaauw. Nanometer device scaling in
subthreshold logic and SRAM. IEEE Transactions on Electron Devices, 55:175–185,
2008.
124
[19] Scott Hanson, Bo Zhai, Kerry Bernstein, David Blaauw, Andres Bryant, Leland
Chang, Koushik K. Das, Wilfried Haensch, Edward J. Nowak, and Dennis Sylvester.
Ultralow-voltage, minimum-energy CMOS. IBM Journal of Research and Develop-
ment, 50(4-5):469–490, 2006.
[20] David Harris, Ron Ho, Gu-Yeon Wei, and Mark Horowitz. The fanout-of-4 inverter
delay metric. http://www-vlsi.stanford.edu/papers/dh vlsi 97.pdf.
[21] Yoo H.J. Dual vt self-timed CMOS logic for low subthreshold current multigigabit
synchronous DRAM. IEEE Transactions on Circuits and Systems-II: Analog and
Digital Signal Processing, 45(9):1263–1271, September 1998.
[22] Tommy C. Hsiao and Jason C.S. Woo. Subthreshold characteristics of fully depleted
submicrometer SOI MOSFETs. IEEE Transactions on Electron Devices, 42(6):1120–
1125, June 1995.
[23] David Hwang, Patrick Schaumont, Kris Tiri, and Ingrid Verbauwhede. Securing em-
bedded systems. IEEE Security & Privacy, 4(2):40–49, 2006.
[24] M. Joyce and C. Tymen. Cryptographic Hardware and Embedded Systems, volume
2162 of Lecture Notes in Computer Science. Springer-Verlag, 2001.
[25] James Kao, Siva Narendra, and Anantha Chandrakasan. Subthreshold leakage mod-
eling and reduction techniques. In IEEE/ACM International Conference on Computer
Aided Design, pages 141–148, November 2002.
[26] John Keane, Hanyong Eom, Tae-Hyoung Kim, Sachin S. Sapatnekar, and Chris Kim.
Stack sizing for optimal current drivability in subthreshold circuits. IEEE Transac-
tions on VLSI Systems, 16(5):598–602, 2008.
[27] John Keane, Hanyong Eom, Tae-Hyoung Kim, Sachin S. Sapatnekar, and Chris H.
Kim. Subthreshold logical effort: A systematic framework for optimal subthreshold
device sizing. In Design Automation Conference, pages 425–428, 2006.
[28] Chris Hyung-II Kim, Hendrawan Soeleman, and Kaushik Roy. Ultra-low-power
DLMS adaptive filter for hearing aid applications. IEEE Transactions on Very Large
Scale Integration Systems, 11(6):1058–1067, December 2003.
125
[29] Jae-Joon Kim and Kaushik Roy. Double gate MOSFET subthreshold circuit for ultra-
low power applications. IEEE Transactions on Electron Devices, 51(9):1468–1474,
September 2004.
[30] N. Koblitz. Elliptic curve cryptosystems. In Mathematics of Computation, volume 48,
pages 203–209, 1987.
[31] C.K. Koc and C. Paar. Cryptographic Hardware and Embedded Systems, volume
1717 of Lecture Notes in Computer Science. Springer Berlin/Heidelberg, 1999.
[32] Paul Kocher, Joshua Jaffe, and Benjamin Jun. Differential power analysis. In
Annual International Cryptography Conference Advances in Cryptology:CRYPTO,
pages 388–397, 1999.
[33] Ranjith Kumar and Volkan Kursun. Temperature-adaptive energy reduction for ultra-
low power-supply-voltage subthreshold logic circuits. In IEEE International Confer-
ence on Electronics, Circuits and Systems, pages 1280–1283. IEEE, December 2007.
[34] V.S. Miller. Use of elliptic curves in cryptography. In Proceedings of CRYPTO ’85,
pages 417–426, 1987.
[35] Vahid Moalemi and Ali Afzali-Kusha. Subthreshold pass transistor logic for ultra-low
power operation. In IEEE Computer Society Annual Symposium on VLSI: Emerging
VLSI Technologies and Architectures, pages 490–491. IEEE, March 2007.
[36] Siva Narendra, Vivek De, Shekhar Borkar, Dimitri A. Antoniadis, and Anantha P.
Chandrakasan. Full-chip subthreshold leakage power prediction and reduction tech-
niques for sub-0.18-µm CMOS. IEEE Journal of Solid-State circuits, 39(3):501–510,
March 2004.
[37] National Institute of Standards and Technology. Data Encryption Standard (DES),
1993. Federal Information Processing Standards Publication 46–2.
[38] Toshinori Numata and Shinichi Takagi. Device design for subthreshold slope and
threshold voltage control in sub-100-nm fully depleted SOI MOSFETs. IEEE Trans-
actions on Electron Devices, 51(12):2161–2167, December 2004.
[39] National Institute of Standards and Technology. Digital Signature Standard, May
1994. Federal Information Processing Standards Publication 186.
126
[40] Bipul C. Paul, Arijit Raychowdhary, and Kaushik Roy. Device optimization for digital
subthreshold logic operation. IEEE Transactions on Electron Devices, 52(2):237–
247, February 2005.
[41] Bipul C. Paul and Kaushik Roy. Oxide thickness optimization for digital subthreshold
operation. IEEE Transactions on Electron Devices, 55(2):685–688, February 2008.
[42] Thomas Popp, Elisabeth Oswald, and Stefan Mangard. Power analysis attacks and
countermeasures. IEEE Design and Test of Computers, 24(6):535–543, November-
December 2007.
[43] Arijit Raychowdhury, Saibal Mukhopadhyay, and Kaushik Roy. A feasibility study
of subthreshold SRAM across technology generations. In IEEE International Con-
ference on Computer Design: VLSI in Computers and Processors, pages 417–422.
IEEE, October 2008.
[44] Arash Reyhani-Masoleh. Efficient algorithms and architectures for field multiplica-
tion using gaussian normal basis. IEEE Transactions on Computers, 55(1):34–47,
January 2006.
[45] R.L. Rivest, A. Shamir, and L. Adleman. A method for obtaining digital signatures
and public-key cryptosystems. Communications of the ACM, 21(2):120–126, 1978.
[46] Francisco Rodriguez-Heniquez, N.A. Saqib, Arturo Diaz Perez, and Cetin Kaya Koc.
Cryptographic Algorithms on Reconfigurable Hardware. Springer, 2006.
[47] Aravamuthan Sarang, Thumparthy, and Vishwanath Rao. A parallelization of ECDSA
resistant to simple power analysis attacks. In International Conference on Commu-
nication System Software and Middleware and Workshops, pages 1–7. IEEE, January
2007.
[48] Hendrawan Soeleman, Kaushik Roy, and Bipul Paul. Sub-domino logic: Ultra-low
power dynamic subthreshold digital logic. In IEEE International Conference on VLSI
Design, pages 211–214. IEEE, January 2001.
[49] Hendrawan Soeleman, Kaushik Roy, and Bipul C. Paul. Robust subthreshold logic for
ultra-low power operation. IEEE Transactions on VLSI Systems, 9(1):90–99, February
2001.
127
[50] Ivan Edward Sutherland, Robert F. Sproull, and David Harris. Logical Effort: De-
signing Fast CMOS Circuits. Morgan Kaufmann, 1999.
[51] Armin Tajalli, Elizabeth Brauer, Yusuf Leblebici, and Eric Vittoz. Subthreshold
source-coupled logic circuits for ultra-low-power applications. IEEE Journal of Solid-
State Circuits, 43(7):1699–1710, July 2008.
[52] G. De Vita and G. Lannaccone. Ultra-low-power series voltage regulator for passive
RFID transponders with subthreshold logic. Electronic Letters, 42(23):1350–1351,
2006.
[53] Alice Wang and Anantha Chandrakasan. A 180-mV subthreshold FFT processor
using a minimum energy design methodology. IEEE Journal of Solid-State Circuits,
40(1):310–319, Jan 2005.
[54] D.J. Wouters, J.P. Colinge, and H.E. Maes. Subthreshold current in thick and thin-film
SOI MOSFET transistors. In IEEE SOS/SOI Technology Conference, pages 21–22.
IEEE, October 1989.
[55] P.C. Yeh and J.G. Fossum. Subthreshold MOSFET conduction model and optimal
scaling for deep-submicron fully depleted SOI CMOS. In IEEE International SOI
Conference, pages 142–143. IEEE, October 1993.
[56] Bo Zhai, Scott Hansen, David Blaauw, and Dennis Sylvester. Analysis and mitigation
of variability in subthreshold design. In IEEE International Symposium on Low Power
Electronics and Design, pages 20–25. IEEE, August 2005.
[57] Fan Zhang and Zhijie Jerry Shi. An efficient window-based countermeasure to power
analysis of ECC algorithms. In International Conference on Information Technology:
New Generations, pages 120–126. IEEE, April 2008.
[58] Zhang Zhengfan, Li Zhaoji, Tan Kaizhou, and Zhang Jiabin. Subthreshold charac-
teristic of double-gate accumulation-mode SOI pMOSFET. In IEEE International
Symposium on Microwave, Antenna, Propagation, and EMC Technologies for Wire-
less Communications, pages 1446–1449. IEEE, August 2007.
